- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45010 > M30240M4-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M30240M4-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 77/125頁(yè) |
| 文件大?。?/td> | 753K |
| 代理商： | M30240M4-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)當(dāng)前第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)
Mitsubishi microcomputers
M16C / 24 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
57
CONFIDENTIAL
Preliminary Specifications REV.B
Specifications in this manual are tentative and subject to change
Universal Serial Bus
OUTXCSR4 (FORCE_STALL):
The USB FCU sets this bit to a “1” if the host sends out a larger data packet than the MAXP size. The USB
FCU returns a STALL handshake while this bit is set. The CPU writes a “0” to clear this bit.
OUTXCSR5 (DATA_ERR):
The USB FCU sets this bit to a “1” to indicate a CRC error or a bit stuffing error received in an ISO packet.
The CPU writes a “0” to clear this bit.
OUTXCSR6 (FLUSH):
The CPU writes a “1” to this to flush the OUT FIFO. If there is one packet in the OUT FIFO, a flush causes
the OUT FIFO to be empty, if there are two packets in the OUT FIFO, a flush causes the older packet to be
flushed out from the OUT FIFO. Setting the OUTXCSR6 (FLUSH) bit during reception could produce unpre-
dictable results.
OUTXCSR7 (AUTO_CLR):
If the CPU sets this bit to a “1”, the OUT_PKT_RDY bit is cleared automatically by the USB FCU after the
number of bytes of data equal to the maximum packet size (MAXP) is unloaded from the OUT FIFO (see “OUT
(Receive) FIFO” operation for details).
Figure 48:
USB Endpoint x OUT CSR
The USB Endpoint x IN MAXP, shown in Figure 49, indicates the maximum packet size (MAXP) of an
Endpoint x IN packet. The default values for Endpoints 1-4 are 0 bytes. The CPU can change this val-
ue, as negotiated with the host controller through the SET_DESCRIPTOR command.
Figure 49:
USB Endpoint x IN MAXP
OUTXCSR0
OUT_PKT_RDY Flag (bit 0) (Write “0” only or Read)
0: Out packet is not ready
1: Out packet is ready
OUTXCSR1
OVER_RUN Flag (bit 1) (Write “0” only or Read)
0: No FIFO overrun
1: FIFO overrun occurred
OUTXCSR2
SEND_STALL Bit (bit 2)
0: No action
1: Stall OUT Endpoint X by the CPU
OUTXCSR3
ISO Bit (bit 3)
0: Select non-isochronous transfer
1: Select isochronous transfer
OUTXCSR4
FORCE_STALL Flag (bit 4) (Write “0” only or Read)
0: No action
1: Stall Endpoint X by the USB FCU
OUTXCSR5
DATA_ERR Flag (bit 5) (Write “0” only or Read)
0: No error
1: CRC or bit stufng error received in an ISO packet
OUTXCSR6
FLUSH Bit (bit 6) (Write Only - Read “0”)
0: No action
1: Flush the FIFO
OUTXCSR7
AUTO_CLR Bit (bit 7)
0: AUTO_CLR disabled
1: AUTO_CLR enabled
MSB
7
LSB
0
OUTXCSR7 OUTXCSR6 OUTXCSR5 OUTXCSR4 OUTXCSR3
OUTXCSR1 OUTXCSR0
OUTXCSR2
Address: 031A16
Access: R/W
Reset:
0016
Address: 032216
Address: 032A16
Address: 033216
IMAXP7:0
Maximum packet size (MAXP) of Endpoint x IN packet.
For endpoints that support smaller FIFO size, unused bits are not implemented
(always write “0” to those bits)
MSB
7
LSB
0
IMAXP7
IMAXP6
IMAXP5
IMAXP4
IMAXP3
IMAXP1
IMAXP0
IMAXP2
Address: 031B16
Access: R/W
Reset:
0016
Address: 032316
Address: 032B16
Address: 033316
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30240M1-XXXFP | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| M30245MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30245FCGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30260F3VGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
| M30260M3A-XXXGP-U5 | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240M5 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M5-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M6-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M7 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。