
Host Interface Registers
4-7
the INTRn output signal. The interrupt is used for
audio/video synchronization.
This bit is cleared when read. INTRn is not asserted if the
host sets the mask bit.
Figure 4.4
Register 3 (0x003)
Audio ES Channel Buffer Overflow Interrupt
This bit is set and INTRn is asserted (if not masked)
when the Audio ES channel buffer in SDRAM overflows.
The bit is cleared when read. INTRn is not asserted if the
host sets the mask bit.
0
Video ES Channel Buffer Overflow Interrupt
This bit is set and INTRn is asserted (if not masked)
when the Video ES channel buffer in SDRAM overflows.
The bit is cleared when read. INTRn is not asserted if the
host sets the mask bit.
1
Reserved
[2:3]
Set these bits when writing to this register.
Audio ES Channel Buffer Underflow Interrupt
This bit is set and INTRn is asserted (if not masked)
when the Audio ES channel buffer in SDRAM underflows
(becomes empty). The bit is cleared when read. INTRn is
not asserted if the host sets the mask bit.
4
Video ES Channel Buffer Underflow Interrupt
This bit is set and INTRn is asserted (if not masked)
when the Video ES channel buffer in SDRAM underflows
(becomes empty). The bit is cleared when read. INTRn is
not asserted if the host sets the mask bit.
5
Reserved
[7:6]
Set these bits when writing to this register.
7
6
5
4
3
2
1
0
Read
Reserved
Video ES
Channel
Buffer
Underflow
Interrupt
Audio ES
Channel
Buffer
Underflow
Interrupt
Reserved
Video ES
Channel
Buffer
Overflow
Interrupt
Audio ES
Channel
Buffer
Overflow
Interrupt
Write
Reserved
Video ES
Channel
Buffer
Underflow
Mask
Audio ES
Channel
Buffer
Underflow
Mask
Reserved
Video ES
Channel
Buffer
Overflow
Mask
Audio ES
Channel
Buffer
Overflow
Mask