
8-46
Video Decoder Module
Figure 8.9
Using Force Rate Control in Rip Forward Mode
8.5.8 Sequence End Processing
When the Video Decoder detects a sequence end code in the bitstream,
it sets the Sequence End Code Detect Interrupt bit in Register 0
(
page 4-3
) and this asserts the INTRn signal to the host if the interrupt
bit is not masked. After a sequence end code, the Video Decoder
displays any decoded but undisplayed anchor pictures (I or P) and
freezes the last frame on the display until the next sequence start code
is detected. This may be valuable information to the host software in
certain situations, such as displaying still images.
With the 3-frame store scheme, an anchor picture should not be
displayed until the next anchor picture is encountered. This causes at
least a 3-field display delay between an anchor picture’s reconstruction
and its display. Case 1 in
Figure 8.10
shows a new sequence starting
right after a sequence end code. At the sequence end code, frame P2 is
already decoded and waiting to be displayed. The Video Decoder
displays it.
Host set rip forward single step
Rip Forward Single Step
P1(A2)
P2(A1)
P3(A2)
P4(A1)
P5(A2) P6(A1)
P7(A2)
I0(A1)
P2(A1)
F
L
F
L
F
L
F
Display
P4(A1)
Rip Forward Mode Enable
P6(A1)
L
F
Rip forward single step cleared by decoder
Display Override Enable
Force Rate Control On
Automatic Rate Control On
P5(A2)
Note:
Names inside parentheses indicate frame store being used for decode or display.
F = First field.
L = Last field.