
4-6
Register Descriptions
Audio PES Data Ready Interrupt
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects an audio PES packet. This
bit is cleared when read. INTRn is not asserted if the host
sets the mask bit.
1
Video PES Data Ready Interrupt
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects a video PES packet. This
bit is cleared when read. INTRn is not asserted if the host
sets the mask bit.
2
Reserved
3
Set this bit when writing to this register.
Seq End Code in Video Channel Interrupt
This bit is set and INTRn is asserted (if not masked) by
the preparser when it detects a sequence end code in the
video channel. This bit is cleared when read. INTRn is
not asserted if the host sets the mask bit.
4
Reserved
5
Set this bit when writing to this register.
DTS Audio Interrupt
6
When the chip is in the Audio Read Compare mode
(Register 69, bits 1 and 2,
page 4-21
), the channel buffer
controller generates a single cycle pulse when the read
pointer in the channel buffer matches a preset value
(Registers 111, 112, and 113,
page 4-28
). At the pulse,
an internal state machine waits for an audio sync code,
sets this bit, and then generates an interrupt by asserting
the INTRn output signal. The interrupt is used for
audio/video synchronization.
This bit is cleared when read. INTRn is not asserted if the
host sets the mask bit.
DTS Video Event Interrupt
7
When the chip is in the Video Read Compare mode
(Register 69, bit 0,
page 4-21
), the channel buffer
controller generates a single cycle pulse when the read
pointer in the channel buffer matches to a preset value
(Registers 108, 109, and 110,
page 4-28
). At the pulse,
an internal state machine waits for a picture start code,
sets this bit, and then generates an interrupt by asserting