參數(shù)資料
型號： IDT88K8483BRI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 112/162頁
文件大?。?/td> 0K
描述： IC SPI-4 EXCHANGE 3PORT 672-BGA
標準包裝： 24
系列： *
其它名稱： 88K8483BRI
53 of 162
October 20, 2006
IDT IDT88K8483
The egress also has the flexibility to be programmed for burst or non-burst mode and status or credit mode transfer control. When BURST_EN field
in the PFP Flow Control Register (p. 125) is set to 1, the burst mode is enabled, and the same LID can transfer more than one segment of data from
the data buffer to the egress port buffer. If the burst mode is not enabled, then the LID can transfer only one segment of data at a time from the data
buffer to the egress port buffer, and the PFP can schedule the next segment for the LID only after the current segment has been transmitted. When
CREDIT_EN field in the PFP Flow Control Register (p. 125) sets to 1, the credit mode is enabled, and the device uses the LID credit.
The maximum burst size can be configured separately for starving status and for hungry status. The maximum burst size for starving status is
configured in the MAX_BURST_S field in the PFP Egress Burst Size Table (p. 122). The maximum burst size for hungry status is configured in the
MAX_BURST_H field in the PFP Egress Burst Size Table (p. 122).
The egress can be programmed to interleave packet mode and packet mode. The packet mode for each LID is configured by setting to 1 the
PKT_MODE in the PFP Egress Packet Mode Control Registers (p. 123). In interleave mode the scheduler schedules parts of the packet. In packet
mode the scheduler schedule the whole packet. When the egress is packet mode, and it receives back-pressure in the middle of sending a packet, it
finishes sending the current packet before stalling any subsequent packets queued for transmission.
PFP Flow Control
PFP Ingress Flow Control for non over booking mode
There are 3 main parameters for configuring the SPI-4 ingress flow control for non over booking mode:
- Maximum number of segments per LID is configured in M field in the PFP Buffer Segment Assign Table (p. 120).
- Starving Free segments per LID is configured in THR_STARV field in the PFP Buffer Segment Assign Table (p. 120).
- Hungry Free segments per LID is configured in THR_HUNG field in the PFP Buffer Segment Assign Table (p. 120).
There are three status options per LID in the SPI-4 ingress PFP: starving hungry and satisfied. In SPI-4 ingress PFP for LP0 (for example), in
normal operation there are enough free segments, so the LID status is starving, and the SPI-4 ingress interface is sending starving status to the adja-
cent device through the status bus. When the number of free segments is less than THR_STARV (for example 100 segments), the LID status is
changed to hungry, and the SPI-4 ingress interface starts sending hungry status to the adjacent device. When the number of free segments is less
than THR_HUNG (for example 50 segments), the LID status is changed to satisfied, and the SPI-4 ingress interface starts sending satisfied status to
the adjacent device.
When the number of free segments is again more than THR_HUNG (for example 50 segments), the LID status is changed to hungry, and the SPI-
4 ingress interface starts sending hungry status to the adjacent device through the status bus. When the number of free segments is again more than
THR_STARV (for example 100 segments), the LID status is changed to starving, and the SPI-4 ingress interface starts sending starving status to the
adjacent device.
Figure 21 PFP Ingress Flow Control Example
According to the status information from the QDR-II LID, the PFP LID, and the flow control mode the device generates the status indication to the
SPI-4 interface as shown in Table 3: “SPI-4 Status Information” (p. 56). The device gets the QDR-II LID status information from the QDR-II
interface, and the PFP LID status information from the PFP logic. The device gets the flow control mode from the EBP_EN field in the PFP Egress
Packet Mode Control Registers (p. 123). See more information about the PFP/QDR-II flow control in the QDR-II Flow Control (p. 56).
Satisfied
Starving
Satisfied
PFP (508 segments, 127K bytes)
Starving free segments assigned to LID 0 = 100
Hungry
Starving
Hungry free segments assigned to LID 0 = 50
Maximum number of segments assigned to LID 0 = 256
Hungry
Starving free segments assigned to LID 1 = 100
Hungry free segments assigned to LID 1 = 50
Maximum number of segments assigned to LID 1 = 256
LID 1
LID 0
相關PDF資料
PDF描述
IDT88P8341BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8342BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8344BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT89H24NT24G2ZBHLG IC PCI SW 24LANE 24PORT 324BGA
IDT89HPES16NT2ZBBCG IC PCI SW 16LANE 2PORT 484-CABGA
相關代理商/技術參數(shù)
參數(shù)描述
IDT88P8341BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*