- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT88K8483BRI (IDT, Integrated Device Technology Inc)IC SPI-4 EXCHANGE 3PORT 672-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT88K8483BRI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 103/162頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SPI-4 EXCHANGE 3PORT 672-BGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 其它名稱： | 88K8483BRI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)當(dāng)前第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)
45 of 162
October 20, 2006
IDT IDT88K8483
If the I_CSW_EN field is cleared to 0, then the DIP-2 is computed over all preceding status indications after the last ‘11’ framing pattern.
If I_CSW_EN is set to 1, and I_DIP_CSW is set to 1, then the DIP-2 is computed over calendar selection word and all preceding status indications
after last ‘11’ framing pattern.
If I_CSW_EN is set to 1, and I_DIP_CSW is set to 0, then the DIP-2 is computed over all preceding status indications after last ‘11’ framing pattern
and excluding the calendar selection word.
The starving, hungry or satisfied indication for each status word for each logical port is based on the status from the PFP and the SPI-4 ingress port
buffer fill level. See SPI-4 Ingress WATERMARK Register (p. 111).
The calendar length is configured by the I_CAL_LEN field in the SPI-4 Ingress Calendar 0 Configuration Register. (p. 107) while calendar
length=I_CAL_LEN+1. In LVTTL mode, the I_CAL_LEN field can be programmed to any value. In LVDS mode, the I_CAL_LEN field must be
programmed to 4n-1 (n is an integer).
Output Skew
The LVDS output lane skew is adjustable in order to provide greater flexibility for board layout. The clock outputs can be skewed over a range of 0
to 0.9 clock cycles with a resolution of 0.1 clock cycle. The data outputs can be skewed over a range of 0 to 0.3 clock cycle with a resolution of 0.1
clock cycle. The skews are controlled by the output delay registers.
Diagnostics Features
- Ingress data channel clock detect. The ingress data clock IDCLK (SPI4A_IDCLK_P, SPI4A_IDCLK_N, SPI4B_IDCLK_P, SPI4B_IDCLK_N,
SPI4M_IDCLK_P, and SPI4M_IDCLK_N) is monitored. If there is no transition on IDCLK in a 2048 MCLK hopping window, then the DCLK_AV field in
the SPI-4 Ingress Status Register (p. 108) is cleared to 0. The DCLK_AV flag transition from 1 to 0 generates an event towards the PMON, and the
PMON captures this event.
- Ingress port buffer unavailable. If there is more data but no port buffer available, then the device discards the data, generates a SPI_4 port buffer
unavailable event, and forwards the event to PMON.
- DIP-2 error insertion. A number of consecutive (less then 16) DIP-2 errors can be generated. The number of errors is configured by the
DIP_E_NUM field in the SPI-4 Ingress Diagnostics Register (p. 109). When the I_ERR_INS field in the SPI-4 Ingress Diagnostics Register (p. 109) is
set to 1, it triggers error insertion using the I_DIP_NUM field value. The I_ERR_INS field is self cleared when the correct number of errors is gener-
ated. The I_DIP_NUM field value is not changed by device.
- Force continuous training. The status channel generates continuous training pattern in LVDS protocol if I_FORCE_TRAIN field in the SPI-4
Ingress Diagnostics Register (p. 109) is set to 1. The status channel generates a continuous ‘11’ pattern in LVTTL protocol if I_FORCE_TRAIN field is
set to 1.
- Ingress port buffer fill level. The ingress port buffer fill level is indicated in the FILL_CURR field in the SPI-4 Ingress Fill Level Register (p. 110).
The maximum port buffer fill level is configured by using the FILL_MAX field in the SPI-4 Ingress Training to out of sync threshold Register (p. 111).
SPI4 egress Data Channel
The SPI4 egress interface has data channel and status channel. The data channel carries transfers, and the status channel carries status. The
output skew is per lane controllable. The status channel does bit alignment and de-skew in LVDS mode. The device receives status frame for control-
ling the data path flow. In packet mode, the TX machine must transmit a complete packet before it starts a transfer for another logical port.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT88P8341BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8342BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT88P8344BHI | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| IDT89H24NT24G2ZBHLG | IC PCI SW 24LANE 24PORT 324BGA |
| IDT89HPES16NT2ZBBCG | IC PCI SW 16LANE 2PORT 484-CABGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8341BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8341BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8342BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8342BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。