- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1012 Phase Lock Loop (PLL) IC; Number of Circuits:1; Package/Case:14-DIP; Mounting Type:Through Hole PDF資料下載
參數(shù)資料
| 型號： | HDMP-1012 |
| 英文描述： | Phase Lock Loop (PLL) IC; Number of Circuits:1; Package/Case:14-DIP; Mounting Type:Through Hole |
| 中文描述： | 4Low成本千兆速率發(fā)送/接收芯片組 |
| 文件頁數(shù)： | 41/42頁 |
| 文件大?。?/td> | 321K |
| 代理商： | HDMP-1012 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁
613
Likewise, the Vtt plane must also
be bypassed equally well.
In the positive 5 V supply
configuration, the logic outputs
are in the PECL (positive ECL)
states. Commercial translation
chips are available which will
translate PECL between TTL and
CMOS.
Mode Options
The GLlink has several option
pins which set the modes of
operation. Common to both the
Tx and the Rx are M20SEL, DIV0,
and DIV1, FLAGSEL, and
LOOPEN. Local to the Tx are
MDFSEL, EHCLKSEL, and
HCLKON. While local to the Rx
are EQEN and TCLKSEL. These
pins are all I-ECL, and can be set
as described below.
M20SEL = 0/1 sets the width of
the frame to 16/20 bits.
DIV1 / DIV0 = set the frequency
bands of operation. Refer to the
Setting the Operating Data Rate
Range
section for frequency band
selection. It is recommended that
applications near the ends of the
bands have jumpers for DIV0 and
DIV1 inputs, so that the board
can accommodate possible lot-to-
lot band variations over the life of
the board design.
FLAGSEL = 0/1 selects either the
flag bit is reserved for error
detection by the link, or as an
extra bit available for the user.
Figure 23: Methods of Interfacing O-BLL and I-H50.
OBLL
150
IH50
50
50
150
Z
O
= 50
OBLL
150
IH50
150
Z
O
= 50
Z
O
= 50
A) SINGLE-ENDED DRIVE O-BLL TO I-H50 INTERFACE
B) DIFFERENTIAL DRIVE O-BLL TO I-H50
OBLL
150
ECL
50
82
150
Z
O
= 50
V
TT
(-2 V)
130
OBLL
150
ECL
150
Z
O
= 50
Z
O
= 50
50
50
-1.3 V
-1.3 V
C) DIFFERENTIAL DRIVE O-BLL TO ECL
D) SINGLE-ENDED DRIVE O-BLL TO ECL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1014 | Bipolar Transistor; Collector Emitter Voltage, Vceo:400V; Transistor Polarity:N Channel; Power Dissipation:250W; C-E Breakdown Voltage:400V; DC Current Gain Min (hfe):10; Collector Current:50A; Package/Case:TO-3 |
| HDMP-1022 | Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V |
| HDMP-1024 | Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片) |
| HDMP-1032 | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1014 | 制造商:Hewlett Packard Co 功能描述: |
| HDMP-1022 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os |
| HDMP-1024 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os |
| HDMP-1032 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。