參數(shù)資料
型號: HDMP-1012
英文描述: Phase Lock Loop (PLL) IC; Number of Circuits:1; Package/Case:14-DIP; Mounting Type:Through Hole
中文描述: 4Low成本千兆速率發(fā)送/接收芯片組
文件頁數(shù): 25/42頁
文件大?。?/td> 321K
代理商: HDMP-1012
597
HDMP-1012 (Tx), HDMP-1014 (Rx)
Data Frame Structure
M20SEL Asserted (20 bit data mode)
Data Status
True
Inverted
True
Inverted
Flag bit
0
0
1
1
D-Field
D
0
-
D
19
D
0
-
D
19
D
0
-
D
19
D
0
-
D
19
C-Field
1101
0010
1011
0100
HDMP-1012 (Tx), HDMP-1014 (Rx)
Operating Modes
M20SEL
FLAGSEL
0
0
0
1
1
0
1
1
Description
16 bit data plus error checking
16 bit data plus FLAG
20 bit data plus error checking
20 bit data plus FLAG
HDMP-1012 (Tx), HDMP-1014 (Rx)
Data Frame Structure
M20SEL Not Asserted (16 bit data mode)
Data Status
True
Inverted
True
Inverted
Flag bit
0
0
1
1
D-Field
D
0
-
D
15
D
0
-
D
15
D
0
-
D
15
D
0
-
D
15
C-Field
1101
0010
1011
0100
Control Frame Codes
There are 2
18
control words
provided in 20 bit mode. If the
user desires to send a control
word, his lower 9 bits (
D0-D8
)
are sent as bits D0-D8 of the D-
Field. The user’s next 9 bits (
D9-
D17
) are sent as bits D11-D19 of
the D-Field. The control frame is
either inverted or not inverted as
needed to maintain balance, with
the coding bits 0011 used to
indicate true control, and the bits
1100 used to indicate
complement control. The bits d9
and d10 are always forced to 0 1
for true control frames and 1 0
for complement control frames.
These middle bits are used to
distinguish control frames from
fill frames, which always have the
middle bits set to either 00, 11, or
10. Similarly, there are 2
14
control words provided in 16 bit
mode.
相關(guān)PDF資料
PDF描述
HDMP-1014 Bipolar Transistor; Collector Emitter Voltage, Vceo:400V; Transistor Polarity:N Channel; Power Dissipation:250W; C-E Breakdown Voltage:400V; DC Current Gain Min (hfe):10; Collector Current:50A; Package/Case:TO-3
HDMP-1022 Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V
HDMP-1024 Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片)
HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器)
HDMP-1034 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDMP-1014 制造商:Hewlett Packard Co 功能描述:
HDMP-1022 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os
HDMP-1024 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os
HDMP-1032 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate
HDMP-1032A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate