參數(shù)資料
型號(hào)： HDMP-1012
英文描述： Phase Lock Loop (PLL) IC; Number of Circuits:1; Package/Case:14-DIP; Mounting Type:Through Hole
中文描述： 4Low成本千兆速率發(fā)送/接收芯片組
文件頁(yè)數(shù)： 39/42頁(yè)
文件大?。?/td> 321K
代理商： HDMP-1012
611
acceptable, but will reduce noise
margins due to extra parasitics.
Each of the O-ECL outputs has a
small trickle current which turns
on the output emitter follower
such that DC logic levels would
appear without external pull-down
terminations. This feature is
useful for testing and system
debugging.
High Speed Interface: I-H50 &
O-BLL
The simplified schematic
diagrams of I-H50 and O-BLL is
shown in Figure 22. The I-H50
input cell has internal 50
resistors built into the differential
input lines. The termination is
connected via HGND which
isolates the high speed ground
currents from the internal
grounds. The DC level for the
inputs is at 0 V. Since all of the
high speed inputs into G-LINK do
not have a DC component, it is
recommended that I-H50 inputs
be AC coupled with a 0.1
μ
F
capacitor. It is also recommended
that the unused differential inputs
be terminated with 50
. The O-
BLL output cell is designed to
found in the data sheet under
Tx
/ Rx I/O Definitions
.
I-ECL and O-ECL
These I/O are designed to
interface directly to ECL-100K
family. A simplified schematic
diagram of I/O cell is shown in
Figure 21. Many of the ECL
interface theories and techniques
can be found in commercial ECL
data books.
The I-ECL inputs have internal
pull down resistors, such that if
left opened, the logic level will
float low. Also, the inputs can be
tied to ground directly to yield a
logic high. These inputs can be
driven from standard ECL buffers,
using conventional termination
techniques. Series terminations at
the source can also be used.
In most cases, the unconnected I-
ECL input will suffice for a logic
low. However, some I-ECL pins
with adjacent high speed lines,
such as the TCLKSEL pin in the
Rx, may be affected by crosstalk
dependent on the trace
separations in the board layout. In
this case, all pins with logic lows
can be tied together and bypassed
to ground with a 0.1 uF capacitor.
The O-ECL can each drive a 50
line terminated with 50
to Vtt
= -2 V. However, because of the
multiple outputs, driving all lines
into 50
loads will cause
excessive power dissipation and
may lead to undesirable current
spikes in the power and ground
planes. Therefore, it is recom-
mended that the termination
resistor, which sets the output
bias current, be limited to 300
.
To minimize reflections, it is
desirable to match the character-
istic impedance of the line to the
termination resistance. But
because of PC board limitations,
realistic values of 100
trans-
mission lines are more
achievable. With 100
lines, it is
recommended that the maximum
distance of the transmission lines
do not exceed 10 cm.
The preferred termination
resistors are individual surface-
mount resistors, commonly
connected to Vtt = -2 V which is
properly bypassed to ground.
Resistor packs such as SIPs are
Figure 21. I-ECL and O-ECL Simplified Circuit Schematic.
V
EE
ECL
INPUT
ECL
OUTPUT
V
EE
VIL = -1.9 V
V
TT
= -2 V
R
T
16 K
800
I-ECL
O-ECL
V
BB
= -1.3
45 μA
ECLGND
Z
O
> 100
L < 10 CM
R
T
= 300
V
TT
= -2 V
相關(guān)PDF資料
PDF描述
HDMP-1014 Bipolar Transistor; Collector Emitter Voltage, Vceo:400V; Transistor Polarity:N Channel; Power Dissipation:250W; C-E Breakdown Voltage:400V; DC Current Gain Min (hfe):10; Collector Current:50A; Package/Case:TO-3
HDMP-1022 Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V
HDMP-1024 Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價(jià)格千兆位速率接收芯片)
HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器)
HDMP-1034 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDMP-1014 制造商:Hewlett Packard Co 功能描述:
HDMP-1022 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os
HDMP-1024 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os
HDMP-1032 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate
HDMP-1032A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*