- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370430 > HB52F169E1 (Hitachi,Ltd.) 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) PDF資料下載
參數資料
| 型號： | HB52F169E1 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) |
| 中文描述： | 128 MB的注冊SDRAM的內存（128 MB的寄存同步的DRAM內存） |
| 文件頁數： | 18/57頁 |
| 文件大?。?/td> | 870K |
| 代理商： | HB52F169E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
HB52F169E1-75F
18
Pin Functions
CK0 to CK3 (input pin):
CK is the master clock input to this pin. The other input signals are referred at
CK rising edge.
S0, S2 (input pin):
When S is Low, the command input cycle becomes valid. When S is High, all inputs are
ignored. However, internal operations (bank active, burst operations, etc.) are held.
RE, CE and W (input pins):
Although these pin names are the same as those of conventional DRAMs, they
function in a different way. These pins define operation commands (read, write, etc.) depending on the com-
bination of their voltage levels. For details, refer to the command operation section.
A0 to A11 (input pins):
Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active
command cycle CK rising edge. Column address (AY0 to AY9) is determined by A0 to level at the read or
write command cycle CK rising edge. And this column address becomes burst access start address. A10 de-
fines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged. But
when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BA) is pre-
charged.
A12/A13 (input pin):
A12/A13 are bank select signal (BA). The memory array is divided into bank 0, bank
1, bank 2 and bank 3. If A12 is Low and A13 is Low, bank 0 is selected. If A12 is High and A13 is Low,
bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and A13 is High, bank
3 is selected.
CKE0 (input pin):
This pin determines whether or not the next CK is valid. If CKE is High, the next CK
rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-down and
clock suspend modes.
DQMB0 to DQMB7 (input pins):
Read operation: If DQMB is High, the output buffer becomes High-Z.
If the DQMB is Low, the output buffer becomes Low-Z.
Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is Low,
the data is written.
DQ0 to DQ63, CB0 to CB7 (input/output pins):
Data is input to and output from these pins.
V
CC
(power supply pins):
3.3 V is applied.
V
SS
(power supply pins):
Ground is connected.
相關PDF資料 |
PDF描述 |
|---|---|
| HB52F649E1 | 512 MB Registered SDRAM DIMM 64-Mword 】 72-bit, 133 MHz Memory Bus, 1-Bank Module (18 pcs of 64 M 】 4 Components) PC133SDRAM |
| HB52F649E1-75B | 512 MB Registered SDRAM DIMM 64-Mword 】 72-bit, 133 MHz Memory Bus, 1-Bank Module (18 pcs of 64 M 】 4 Components) PC133SDRAM |
| HB52F649E1 | 512 MB Registered SDRAM DIMM(512 MB 寄存同步DRAM DIMM) |
| HB52F88EM | 64 MB Unbuffered SDRAM DIMM(64 MB 未緩沖同步DRAM DIMM) |
| HB52F168EN | 64 MB Unbuffered SDRAM DIMM(64 MB 未緩沖同步DRAM DIMM) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HB52F328DC-75B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52F328DC-75BL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52F328EM-75B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
| HB52F329EM-75B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
| HB52F648EN-75B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512 MB Unbuffered SDRAM DIMM, 133 MHz Memory Bus PC133 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。