參數(shù)資料
型號(hào)： GS4576S09L-25
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： DDR DRAM, PBGA144
封裝： UBGA-144
文件頁(yè)數(shù)： 39/64頁(yè)
文件大?。?/td> 2691K
代理商： GS4576S09L-25
Preliminary
GS4576S09/18L
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 4/2011
44/64
2011, GSI Technology
Input Slew Rate Derating
The Address and Command Setup and Hold Derating Values shown in the following table should be added to the default tAS/tCS/
t
DS and tAH/tCH/tDH specifications when the slew rate of any of these input signals is less than the 2 V/ns.
To determine the setup and hold time needed for a given slew rate, add the tAS/tCS default specification to the “tAS/tCS VREF to
CK/CK Crossing” and the tAH/tCH default specification to the "tAH/tCH CK/CK Crossing to VREF" derated values in the Address
and Command Setup and Hold Derating Values table. The derated data setup and hold values can be determined the same way
using the “tDS VREF to CK/CK Crossing” and “tDH to CK/CK Crossing to VREF” values in the Data Setup and Hold Derating
Values table. The derating values apply to all speed grades.
The setup times in the table relate to a rising signal. The time from the rising signal crossing VIH(AC)MIN to the CK/CK cross point
is static and must be maintained across all slew rates. The derated setup timing describes the point at which the rising signal crosses
VREF(DC) to the CK/CK cross point. This derated value is calculated by determining the time needed to maintain the given slew
rate and the delta between VIH(AC)MIN and the CK/CK cross point. All these same values are also valid for falling signals (with
respect to VIL(AC)MAX and the CK/ CK cross point).
The hold times in the table relate to falling signals. The time from the CK/CK cross point to when the signal crosses VIH(DC) MIN is
static and must be maintained across all slew rates. The derated hold timing describes the delta between the CK/CK cross point to
when the falling signal crosses VREF(DC). This derated value is calculated by determining the time needed to maintain the given
slew rate and the delta between the CK/CK cross point and VIH(DC). The hold values are also valid for rising signals (with respect
to VIL(DC)MAX and the CK and CK cross point).
Note: The above descriptions also pertain to data setup and hold derating when CK/CK are replaced with DK/DK.
相關(guān)PDF資料
PDF描述
GS54180RK 1 ELEMENT, 18 uH, GENERAL PURPOSE INDUCTOR, SMD
GS54180RJ 1 ELEMENT, 18 uH, GENERAL PURPOSE INDUCTOR, SMD
GS54180BL 1 ELEMENT, 18 uH, GENERAL PURPOSE INDUCTOR, SMD
GS54151RL 1 ELEMENT, 150 uH, GENERAL PURPOSE INDUCTOR, SMD
GS54151RK 1 ELEMENT, 150 uH, GENERAL PURPOSE INDUCTOR, SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4576S18GL-24I 制造商:GSI Technology 功能描述:32MB X 18 SEPARATE I/O - Trays
GS4576S18L-24I 制造商:GSI Technology 功能描述:32MB X 18 SEPARATE I/O - Trays
GS4-6 制造商:JST Manufacturing 功能描述:CRIMP TERMINAL RING 4MM 制造商:JST Manufacturing 功能描述:CRIMP TERMINAL, RING, 4MM 制造商:JST Manufacturing 功能描述:CRIMP TERMINAL, RING, 4MM; Connector Type:Ring Tongue; Termination Method:Crimp; Stud/Tab Size:4mm; Wire Size AWG Min:12AWG; Wire Size AWG Max:10AWG; SVHC:No SVHC (19-Dec-2012); Cable Diameter Max:3.6mm; Stud Size:4mm; Wire Area Size;RoHS Compliant: Yes
GS4-6 BR TIN 制造商:STIMPSON 功能描述:
GS4-6 BRASS 制造商:STIMPSON 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*