- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97930 > EPF8482A Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | EPF8482A |
| 英文描述： | Programmable Logic |
| 中文描述： | 可編程邏輯 |
| 文件頁數(shù)： | 1/61頁 |
| 文件大小： | 979K |
| 代理商： | EPF8482A |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Altera Corporation
1
FLEX 8000
Programmable Logic
Device Family
September 1998, ver. 9.11
Data Sheet
A-DS-F8000-09.11
FLEX
8000
3
Features...
s
Low-cost, high-density, register-rich CMOS programmable logic
device (PLD) family (see Table 1)
–
2,500 to 16,000 usable gates
–
282 to 1,500 registers
s
System-level features
–
In-circuit reconfigurability (ICR) via external Configuration
EPROM or intelligent controller
–
Fully compliant with the peripheral component interconnect
(PCI) standard
–
Built-in Joint-Test Action Group (JTAG) boundary-scan test (BST)
circuitry compliant with IEEE Std. 1149.1-1990 on selected devices
–
MultiVolt I/O interface enabling device core to run at 5.0 V,
while I/O pins are compatible with 5.0-V and 3.3-V logic levels
–
Low power consumption (typical specification less than 0.5 mA
in standby mode)
s
Flexible interconnect
–
FastTrack Interconnect continuous routing structure for fast,
predictable interconnect delays
–
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
–
Dedicated cascade chain that implements high-speed, high-fan-in
logic functions (automatically used by software tools and
megafunctions)
–
Tri-state emulation that implements internal tri-state nets
s
Powerful I/O pins
–
Programmable output slew-rate control reduces switching noise
s
Peripheral register for fast setup and clock-to-output delay
Table 1. FLEX 8000 Device Features
Feature
EPF8282A
EPF8282AV
EPF8452A
EPF8636A
EPF8820A
EPF81188A EPF81500A
Usable gates
2,500
4,000
6,000
8,000
12,000
16,000
Flipflops
282
452
636
820
1,188
1,500
Logic array blocks (LABs)
26
42
63
84
126
162
Logic elements (LEs)
208
336
504
672
1,008
1,296
Maximum user I/O pins
78
120
136
152
184
208
JTAG BST circuitry
Yes
No
Yes
No
Yes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPIC | EPiC Family Product Line (304k) |
| EPL10P8BD | UV-Erasable/OTP PLD |
| EPL10P8BP | UV-Erasable/OTP PLD |
| EPL12P6BD | UV-Erasable/OTP PLD |
| EPL241ED | UV-Erasable/OTP PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPF8636A | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family |
| EPF8636AGC192-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8636AGC192-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8636AGC192-4 | 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 504 Cell, 192 Pin, Ceramic, PGA |
| EPF8636AGC192-5 | 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 504 Cell, 192 Pin, Ceramic, PGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。