
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
253 of 366
Register Name:
RBPBS
Register Description:
Receive BERT Port Bit Suppress Register
Register Address:
base address + 0x22C
Bit #
7
6
5
4
3
2
1
0
Name
RBPBS8
RBPBS7
RBPBS6
RBPBS5
RBPBS4
RBPBS3
RBPBS2
RBPBS1
Default
0
Bit 7: Receive BERT Port Bit Suppress (RBPBS[8:1]). When one of these bits is set, the corresponding bit in the
64kbps channel is ignored (suppressed) by the Rx BERT when looking at the incoming pattern. RBPBS8
corresponds to the MSb of the channel. See section
10.14.3.
Register Name:
RLS1
Register Description:
Receive Latched Status Register 1
Register Address:
base address + 0x240
Bit #
7
6
5
4
3
2
1
0
Name
RRAIC
RAISC
RLOSC
RLOFC
RRAID
RAISD
RLOSD
RLOFD
Default
0
Bit 7: Receive Remote Alarm Indication Condition Clear (RRAIC). This latched status bit is set to 1 when
RRTS1.RRAI changes state from high to low. RRAIC is cleared when written with a 1. When RRAIC is set it can
cause an interrupt request if the RRAIC interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.
Bit 6: Receive Alarm Indication Signal Condition Clear (RAISC). This latched status bit is set to 1 when
RRTS1.RAIS changes state from high to low. RAISC is cleared when written with a 1. When RAISC is set it can
cause an interrupt request if the RAISC interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.Bit 5: Receive Loss of Signal Condition Clear (RLOSC). This latched status bit is set to 1 when
RRTS1.RLOS
changes state from high to low. RLOSC is cleared when written with a 1. When RLOSC is set it can cause an
interrupt request if the RLOSC interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.Bit 4: Receive Loss of Frame Condition Clear (RLOFC). This latched status bit is set to 1 when
RRTS1.RLOF
changes state from high to low. RLOFC is cleared when written with a 1. When RLOFC is set it can cause an
interrupt request if the RLOFC interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.Bit 3: Receive Remote Alarm Indication Condition Detect (RRAID). This latched status bit is set to 1 when
RRTS1.RRAI changes state from low to high. RRAID is cleared when written with a 1. When RRAID is set it can
cause an interrupt request if the RRAID interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.
Bit 2: Receive Alarm Indication Signal Condition Detect (RAISD). This latched status bit is set to 1 when
RRTS1.RAIS changes state from low to high. RAISD is cleared when written with a 1. When RAISD is set it can
cause an interrupt request if the RAISD interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.Bit 1: Receive Loss of Signal Condition Detect (RLOSD). This latched status bit is set to 1 when
RRTS1.RLOS
changes state from low to high. RLOSD is cleared when written with a 1. When RLOSD is set it can cause an
interrupt request if the RLOSD interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.Bit 0: Receive Loss of Frame Condition Detect (RLOFD). This latched status bit is set to 1 when
RRTS1.RLOF
changes state from low to high. RLOFD is cleared when written with a 1. When RLOFD is set it can cause an
interrupt request if the RLOFD interrupt enable bit is set in the
RIM1 register. See Section
10.11.6.