
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
224 of 366
11.5 Framer, LIU and BERT Registers
Table 11-19. Framer, LIU, BERT Memory Map
Port
1
100,000 – 100,3BC
100,400 – 100,7BC
104,000 – 104,07C
104,400 – 104,47C
2
100,800 – 100,BBC
100,C00 – 100,FBC
104,080 – 104,0FC
104,480 – 104,4FC
3
101,000 – 101,3BC
101,400 – 101,7BC
104,100 – 104,17C
104,500 – 104,57C
4
101,800 – 101,BBC
101,C00 – 101,FBC
104,180 – 104,1FC
104,580 – 104,5FC
5
102,000 – 102,3BC
102,400 – 102,7BC
104,200 – 104,27C
104,600 – 104,67C
6
102,800 – 102,BBC
102,C00 – 102,FBC
104,280 – 104,2FC
104,680 – 104,6FC
7
103,000 – 103,3BC
103,400 – 103,7BC
104,300 – 104,37C
104,700 – 104,77C
8
103,800 – 103,BBC
103,C00 – 103,FBC
104,380 – 104,3FC
104,780 – 104,7FC
11.5.1 Receive Framer Registers
Table 11-20 lists the Rx framer registers. Some of these registers change function depending on whether E1 mode
or T1/J1 mode is specified in the
RMMR register. These dual-function registers are shown below using two lines of
text, one for E1 and one for T1/J1. All addresses not listed in the table are reserved and should be initialized with a
value of 0x00 for proper operation. The base address for the port n framer is 0x100,000+0x800*(n-1) (where n=1-8
for DS34T108, n=1-4 for DS34T104, n=1-2 for DS34T102, n=1 for DS34T101). The framer block was originally
designed for an 8-bit data bus. In this device, each 8-bit register is mapped to the least significant byte of the
dword.
Table 11-20. Receive Framer Registers
Addr
Offset
Register Name
Description
Read/Write or
Read Only
Page
0x000
Rx Digital Milliwatt Enable Register 1 (E1 Only)
R/W
004
Rx Digital Milliwatt Enable Register 2 (E1 Only)
R/W
008
Rx Digital Milliwatt Enable Register 3 (E1 Only)
R/W
00C
Rx Digital Milliwatt Enable Register 4 (E1 Only)
R/W
040
Rx HDLC Control Register
R/W
044
Rx HDLC Bit Suppress Register
R/W
048
Rx DS0 Monitor Select Register
R/W
04C
Rx Signaling Control Register
R/W
050
Rx Control Register 2 (T1 Mode)
Rx Sa Bit Interrupt Mask Register (E1 Mode)
R/W
4
Rx BOC Control Register (T1 Mode Only)
R/W
080
Rx Idle Definition 1
R/W
084
Rx Idle Definition 2
R/W
088
Rx Idle Definition 3
R/W
08C
Rx Idle Definition 4
R/W
090
Rx Idle Definition 5
R/W
094
Rx Idle Definition 6
R/W
098
Rx Idle Definition 7
R/W
09C
Rx Idle Definition 8
R/W
0A0
Rx Idle Definition 9
R/W
0A4
Rx Idle Definition 10
R/W
0A8
Rx Idle Definition 11
R/W
0AC
Rx Idle Definition 12
R/W
0B0
Rx Idle Definition 13
R/W
0B4
Rx Idle Definition 14
R/W
0B8
Rx Idle Definition 15
R/W