DM9102A
Single Chip Fast Ethernet NIC controller
16.1
SLEEP
0,RW
Sleep Mode:
Writing a 1 to this bit will cause PHY entering the Sleep mode and power
down all circuit except oscillator and clock generator circuit. When waking up
from Sleep mode (write this bit to 0), the configuration will go back to the state
before sleep; but the state machine will be reset
16.0
RLOUT
0,RW
Remote Loop out Control:
When this bit is set to 1, the received data will loop out to the transmit channel.
This is useful for bit error rate testing
Final
Version: DM9102A-DS-F03
August 28, 2000
47
DAVICOM Specified Configuration and Status Register (DSCSR) - 11h
Bit
17.15
Name
100FDX
Default
1, RO
Description
100M Full Duplex Operation Mode:
After Auto-negotiation is completed, results will be written to this bit. If this bit is
1, it means the operation 1 mode is a 100Mbps Full Duplex mode. The
software can read bit[15:12] to see which mode is selected after Auto-
negotiation. This bit is invalid when it is not in the Auto-negotiation mode.
100M Half Duplex Operation Mode:
After Auto-negotiation is completed, results will be written to this bit. If this bit is
1, it means the operation 1 mode is a 100Mbps Half Duplex mode. The
software can read bit[15:12] to see which mode is selected after Auto-
negotiation. This bit is invalid when it is not in the Auto-negotiation mode.
10M Full Duplex Operation Mode:
After Auto-negotiation is completed, results will be written to this bit. If this bit is
1, it means the operation 1 mode is a 10Mbps Full Duplex mode. The
software can read bit[15:12] to see which mode is selected after Auto-
negotiation. This bit is invalid when it is not in the Auto-negotiation mode.
10M Half Duplex Operation Mode:
After Auto-negotiation is completed, results will be written to this bit. If this bit is
1, it means the operation 1 mode is a 10Mbps Half Duplex mode. The
software can read bit[15:12] to see which mode is selected after Auto-
negotiation. This bit is invalid when it is not in the Auto-negotiation mode.
Reserved:
Write as 0, ignore on read
00001, RW PHY Address Bit 4:0:
The first PHY address bit transmitted or received is the MSB of the address
(bit 4). A station management entity connected to multiple PHY entities must
know the appropriate address of each PHY. A PHY address of <00000> will
cause the isolate bit of the BMCR (bit 10, Register Address 00) to be set.
0000, RO
Auto-negotiation Monitor Bits:
These bits are for debug only. The Auto-negotiation status will be written to
these bits.
17.14
100HDX
1, RO
17.13
10FDX
1, RO
17.12
10HDX
1, RO
17.11-17.9
Reserved
000, RW
17.8-17.4
PHYAD[4:0]
17.3-17.0
ANMB[3:0]