- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376802 > DM9102 (Electronic Theatre Controls, Inc.) Single Chip Fast Ethernet NIC controller PDF資料下載
參數(shù)資料
| 型號： | DM9102 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single Chip Fast Ethernet NIC controller |
| 中文描述： | 單芯片快速以太網網卡控制器 |
| 文件頁數(shù)： | 36/77頁 |
| 文件大小： | 459K |
| 代理商： | DM9102 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
DM9102A
Single Chip Fast Ethernet NIC controller
8
GEPC
X,RW
GEPD Bits Control
When in initialization, this bit is set and the unique “80h” must be written to the
GEPD(7:0). After initialization, this bit is reset and it controls the functional mode of
GEPD in bit0~7.
7
GEPD(7)
X,RW
General PHY Reset Control
It must be set to “1” if CR12<8> is set.
When CR12<8> is reset, write “1” to this bit will reset the PHY of the DM9102A.
6:0
GEPD(6:0)
XXXXXXX
,RW
When CR12<8> is set at initialization, it operates the only write operation and write
the unique “0000000” to these seven bits.
After initialization, CR12<8> is reset, write operation is meaningless and read
these seven bits to indicate the PHY status.
These status bits are shown below.
bit 6:Current Media Link Status
bit 5:Signal Detection
bit 4:RX-lock
bit 3:Internal PHY Link status (the same as bit2 of PHY Register)
bit 2:Full-duplex
bit 1:Speed 100Mbps link
bit 0:Speed 10Mbps link
36
Final
Version: DM9102A-DS-F03
August 28, 2000
General PHY Status
14. Sample Frame Access Register (CR13)
(reference to Power Management section)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
register
TxFIFO
RxFIFO
DiagReset general reset for diagnostic pointer port
general definition
transmit FIFO access port
receive FIFO access port
bit8 ~ 3
32h
35h
38h
R/W
R/W
R/W
W
15. Sample Frame Data Register (CR14)
(reference to Power Management section)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
16. Watchdog and Jabber Timer Register (CR15)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bit
31:25
Name
Reserved
Default
0,RO
Description
Reserved
相關PDF資料 |
PDF描述 |
|---|---|
| DM9102A | Single Chip Fast Ethernet NIC controller |
| DM9102AF | Single Chip Fast Ethernet NIC controller |
| DM9102AT | Single Chip Fast Ethernet NIC controller |
| DM9108APPLICATIONENGINEERINGNOTESONE | DM9108 Application Engineering notes one |
| DM9108APPLICATIONENGINEERINGNOTESTHREE | DM9108 Application Engineering notes three |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DM9102A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| DM9102DE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。