- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9102 (Electronic Theatre Controls, Inc.) Single Chip Fast Ethernet NIC controller PDF資料下載
參數(shù)資料
| 型號： | DM9102 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single Chip Fast Ethernet NIC controller |
| 中文描述： | 單芯片快速以太網(wǎng)網(wǎng)卡控制器 |
| 文件頁數(shù)： | 35/77頁 |
| 文件大?。?/td> | 459K |
| 代理商： | DM9102 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
DM9102A
Single Chip Fast Ethernet NIC controller
3
CRDOUT
1,RW
Data_Out from EEPROM
This bit is set to reflect the signal status of EEDI pin when EEPROM mode is
selected.
2
CRDIN
1,RW
Data_In to EEPROM
This bit is set to generate the output signal to EEDO pin when EEPROM mode is
selected.
1
CRCLK
1,RW
Clock to EEPROM
This bit is set to generate the output clock to EECLK pin when EEPROM mode is
selected.
0
CRCS
1,RW
Chip_Select to EEPROM
This bit is set to generate the output signal to EECS pin when EEPROM mode is
selected.
Final
Version: DM9102A-DS-F03
August 28, 2000
35
11. Programming ROM Address Register (CR10)
31
30
29
28
27 26
25
24
23
22
21 20 19
18
17
16
15
14
13 12
11 10
9
8
7
6
5
4
3
2
1
0
Bit
Name
BADR
Default
Description
17:0
Unpredictable
Boot ROM Address
This field contains the address pointer for Boot ROM when the mode of
programming by register is selected.
12. General Purpose Timer Register (CR11)
31
30
29
28
27 26
25
24
23
22
21 20 19
18
17
16
15
14
13 12
11 10
9
8
7
6
5
4
3
2
1
0
Bit
16
Name
TCON
Default
0,RW
Description
Continuous Mode of Timer
When this bit is set, the timer will continuously re-initiated upon the set time is up.
When reset, the timer will be one-shot response after BCLK value is programmed.
Multiple of Base Clock
This field set the iteration number of base clock. The base clock duration is defined
to be
81.92us --- for MII port/100M is selected
2us --- for MII port/10M is selected
15:0
MBCLK
0000h,RW
13. PHY Status Register (CR12)
31
30
29
28
27 26
25
24
23
22
21 20
19
18
17
16
15
14
13 12
11
10
9
8
7
6
5
4
3
2
1
0
Bit
Name
Default
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9102A | Single Chip Fast Ethernet NIC controller |
| DM9102AF | Single Chip Fast Ethernet NIC controller |
| DM9102AT | Single Chip Fast Ethernet NIC controller |
| DM9108APPLICATIONENGINEERINGNOTESONE | DM9108 Application Engineering notes one |
| DM9108APPLICATIONENGINEERINGNOTESTHREE | DM9108 Application Engineering notes three |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9102A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| DM9102DE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。