- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376602 > DDP3300A (MICRONAS SEMICONDUCTOR HOLDING AG) Single-Chip Display and Deflection Processor PDF資料下載
參數(shù)資料
| 型號： | DDP3300A |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Single-Chip Display and Deflection Processor |
| 中文描述： | 單芯片顯示器和偏轉(zhuǎn)處理器 |
| 文件頁數(shù)： | 7/53頁 |
| 文件大?。?/td> | 1767K |
| 代理商： | DDP3300A |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
PRELIMINARY DATA SHEET
DDP 3300 A
MICRONAS INTERMETALL
7
2. Functional Description
2.1. Display Part
In the display part the conversion from digital YC
r
C
b
to
analog RGB is carried out. A block diagram is shown in
Figure 2–9. In the luminance processing, path contrast
and brightness adjustments and a variety of features,
such as black level expansion, dynamic peaking and
soft limiting, are provided. In the chrominance path, the
C
r
C
b
signals are converted to 20.25 MHz sampling rate
and filtered by a color transient improvement circuit. The
YC
r
C
b
signals are converted by a programmable matrix
to RGB color space.
The signals inserted via the YC
r
C
b
bus are identified by
their respective priority. The display processor provides
separate control settings for two pictures, i.e. different
coefficients for a ‘main’ and a ‘side’ picture.
The digital OSD insertion circuit allows the insertion of
a 5-bit OSD signal. The color space for this signal is con-
trolled by a partially programmable color look-up table
(CLUT) and contrast adjustment.
The OSD signals and the display clock are synchronized
to the horizontal flyback. For the display clock, a gate
delay phase shifter is used. In the analog backend, three
10-bit digital-to-analog converters provide the analog
output signals.
2.1.1. Luma Input
The luminance input is 8 bit wide. If noise shaping was
applied to the luminance signal, a notch filter for an LSB
shaping signal at 10.125 MHz reconstructs the real LSB.
This increases the signal resolution to 9-bit data. The
VPC 32XX A supports this noise shaping.
After this filter (gain
32 is subtracted to shift the black level to zero. This as-
sumes the black level of the input signal to be at 16
(ITUR 601 standard).
2) from the 9-bit signal an offset of
2.1.2. Luma Contrast Adjustment
The 9-bit luminance signal is multiplied by a factor of
0 ... 2 in 64 steps. An 11-bit output signal is used to in-
crease the accuracy of the luma signal. The contrast can
be adjusted separately for main picture and side picture.
2.1.3. Black Level Expander
The black level expander enhances the contrast of the
picture. Therefore the luminance signal is modified with
an adjustable, non-linear function. Dark areas of the pic-
ture are changed to black, while bright areas remain un-
changed. The advantage of this black level expander is
that the black expansion is performed only if it will be
most noticeable to the viewer.
The black level expander works adaptively. Depending
on the measured amplitudes ‘L
min
’ and ‘L
max
’ of the low-
pass-filtered luminance and an adjustable coefficient
BTLT, a tilt point ‘L
t
’ is being established by
L
t
= L
min
+ BTLT ( L
max
– L
min
).
Above this value there is no expansion, while all lumi-
nance values below this point are expanded according
to:
L
out
= L
in
+ BAM
(L
in
– L
t
)
A second threshold, L
tr
, can be programmed, above
which there is no expansion. The characteristics of the
black level expander are shown in Fig. 2–1 and Fig. 2–2.
The tilt point L
t
is a function of the dynamic range of the
video signal. Thus, the black level expansion is only per-
formed when the video signal has a large dynamic
range. Otherwise, the expansion to black is zero. This al-
lows the correction of the characteristics of the picture
tube.
L
in
L
out
L
min
L
max
L
t
L
tr
Fig. 2–1:
Characteristics of the black level expander
L
tr
BAM
BTHR
BTLT
a)
L
min
L
max
L
t
L
t
b)
Fig. 2–2:
Black-level-expansion
a) luminance input
b) luminance input and output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDP3310B | Display and Deflection Processor |
| DDR-TJS-T2 | LED AlInGaP |
| DD0-SJS-S1 | LED AlInGaP |
| DD0-SJS-S2 | LED AlInGaP |
| DD0-SJS-T1 | LED AlInGaP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDP3300A(DIP64) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| DDP3300A(PLCC68) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| DDP3300A(SDIP64) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| DDP3300AD3 | 制造商:MICRONAS 功能描述:New |
| DDP3300APSD3 | 制造商:MICRONAS 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。