- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376602 > DDP3300A (MICRONAS SEMICONDUCTOR HOLDING AG) Single-Chip Display and Deflection Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | DDP3300A |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Single-Chip Display and Deflection Processor |
| 中文描述： | 單芯片顯示器和偏轉(zhuǎn)處理器 |
| 文件頁數(shù)： | 10/53頁 |
| 文件大?。?/td> | 1767K |
| 代理商： | DDP3300A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
PRELIMINARY DATA SHEET
DDP 3300 A
MICRONAS INTERMETALL
10
2.1.9. Chroma Transient Improvement
The intention of this block is to enhance the chroma
resolution. A correction signal is calculated by differenti-
ation of the color difference signals. The differentiation
can be selected according to the signal bandwidth, e.g.
for PAL/NTSC/SECAM or digital component signals,
respectively. The amplitude of the correction signal is
adjustable. Small noise amplitudes in the correction sig-
nal are suppressed by an adjustable coring circuit. To
eliminate ‘wrong colors’, which are caused by over and
undershoots at the chroma transition, the sharpened
chroma signals are limited to a proper value automati-
cally.
Fig. 2–7:
Digital Color Transient Improvement
t
t
t
Cr out
Cb out
Ampl.
Cr in
Cb in
a)
b)
c)
a) Cr Cb input of DTI
b) Cr Cb input
c) sharpened and limited Cr Cb
Correction signal
2.1.10. Inverse Matrix
A 6-multiplier matrix transcodes the Cr and Cb signals
to R–Y, B–Y, and G–Y. The multipliers are also used to
adjust color saturation in the range of 0 to 2. The coeffi-
cients are signed and have a resolution of 9 bits. There
are separate matrix coefficients for main and side pic-
tures. The matrix computes:
R–Y
G–Y
B–Y
MR1*Cb
MG1*Cb
MB1*Cb
MR2*Cr
MG2*Cr
MB2*Cr
The initialization values for the matrix are computed
from the standard ITUR (CCIR) matrix:
R
G
B
1
1
1
0
0.345
1.773
1.402
0.713
0
Y
Cb
Cr
For a contrast setting of CTM
scaled by a factor of 64, see also table 3–1.
32, the matrix values are
2.1.11. RGB Processing
After adding the post-processed luma, the digital RGB
signals are limited to 10 bits. Three multipliers are used
to digitally adjust the white drive. Using the same multi-
pliers an average beam current limiter is implemented.
See also section 2.2.1. ‘CRT Measurement and Con-
trol’.
2.1.12. OSD Color Lookup Table
The DDP 3300 A has five input lines for an OSD signal.
This signal forms a 5-bit address for a color look-up table
(CLUT). The CLUT is a memory with 32 words where
each word holds a RGB value.
Bits 0 to 3 (bit 4
of the OSD, which generates full RGB signals (bit 0 to 2)
and half-contrast RGB signals (bit 3).
0) form the addresses for the ROM part
Bit 4 addresses the RAM part of the OSD with 16 freely
programmable colors, addressable with bit 0 to 3. The
programming is done via the I
2
C-bus.
The amplitude of the CLUT output signals can be ad-
justed separately for R, G and B via the I
2
C-bus. The
switchover between video RGB and OSD RGB is done
via the Priority bus.
2.1.13. Picture Frame Generator
When the picture does not fill the total screen (height or
width too small) it is surrounded with black areas. These
areas (and more) can be colored with the picture frame
generator. This is done by switching over the RGB signal
from the matrix to the signal from the OSD color look-up
table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDP3310B | Display and Deflection Processor |
| DDR-TJS-T2 | LED AlInGaP |
| DD0-SJS-S1 | LED AlInGaP |
| DD0-SJS-S2 | LED AlInGaP |
| DD0-SJS-T1 | LED AlInGaP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDP3300A(DIP64) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| DDP3300A(PLCC68) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| DDP3300A(SDIP64) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| DDP3300AD3 | 制造商:MICRONAS 功能描述:New |
| DDP3300APSD3 | 制造商:MICRONAS 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。