參數(shù)資料
型號(hào)： DDP3300A
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
英文描述： Single-Chip Display and Deflection Processor
中文描述： 單芯片顯示器和偏轉(zhuǎn)處理器
文件頁(yè)數(shù)： 11/53頁(yè)
文件大小： 1767K
代理商： DDP3300A
PRELIMINARY DATA SHEET
DDP 3300 A
MICRONAS INTERMETALL
11
The width of each area (left, right, upper, lower) can be
adjusted separately. The generator starts on the right,
respectively lower side of the screen and stops on the
left, respectively upper side of the screen. This means,
it runs during horizontal, respectively vertical flyback.
The color of the complete border can be stored in the
programmable OSD color look-up table in a separate
address. The format is 3
4 bit RGB. The contrast can
be adjusted separately.
The picture frame generator includes a priority master
circuit. Its priority is programmable and the border is
generated only if the priority is higher than the priority at
the PRIO bus. Therefore the border can be underlay or
overlay depending on the picture source.
2.1.14. Priority Codec
The priority decoder has three input lines for up to eight
priorities. The highest priority is all three lines at low lev-
el. A 5-bit information is attached to each priority (see
table 3–1 ‘Priority Bus’). These bits are programmable
via the I
2
C-bus and have the following meanings:
– one of two contrast, brightness and matrix values for
main and side picture
– RGB from video signal or color look-up table
– disable/enable black level expander
– disable/enable peaking transient suppression when
signal is switched
– disable/enable analog fast blank
2.1.15. Scan Velocity Modulation
The RGB input signal of the SVM is converted to Y in a
simple matrix. Then the Y signal is differentiated by a fil-
ter of the transfer function 1–Z
–N
, where N is program-
mable from 1 to 6. With a coring, some noise can be sup-
pressed. This is followed by a gain adjustment and an
adjustable limiter. The analog output signal is generated
by an 8-bit D/A converter.
The signal delay can be adjusted by 3.5 clocks in half-
clock steps. For the gain and filter adjustment there are
two parameter sets. The switching between these two
sets is done with the same RGB switch signal that is
used for switching between video–RGB and OSD–RGB
for the RGB outputs. (See Fig. 2–8).
Fig. 2–8:
SVM Block diagram
G
R
B
Matrix and
Shaping
Modulation
Notch
Differen-
tiator
1–Z
–Nx
N1
N2
Coring
adjustment
Gain
adjustment
Limiter
Delay
adjustment
D/A
Converter
Coring
Gain1
Gain2
Limit
Delay
RGB Switch
Output
2.1.16. Display Phase Shifter
A phase shifter is used to partially compensate the
phase differences between the video source and the fly-
back signal. By using the described clock system, this
phase shifter works with an accuracy of approximately
1 ns. It has a range of 1 clock period which is equivalent
to
24.7 ns at 20.25 MHz. The large amount of phase
shift (full clock periods) is realized in the front-end circuit.
相關(guān)PDF資料
PDF描述
DDP3310B Display and Deflection Processor
DDR-TJS-T2 LED AlInGaP
DD0-SJS-S1 LED AlInGaP
DD0-SJS-S2 LED AlInGaP
DD0-SJS-T1 LED AlInGaP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DDP3300A(DIP64) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC
DDP3300A(PLCC68) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor
DDP3300A(SDIP64) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor
DDP3300AD3 制造商:MICRONAS 功能描述:New
DDP3300APSD3 制造商:MICRONAS 功能描述:New
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*