- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1627D1G25 (NXP SEMICONDUCTORS) PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1627D1G25 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | DAC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.02 us SETTLING TIME, 16-BIT DAC, PQCC72 |
| 封裝： | 10 X 10 MM, 0.85 MM HEIGHT, PLASTIC, SOT813-3, HVQFN-72 |
| 文件頁(yè)數(shù)： | 29/69頁(yè) |
| 文件大小： | 1677K |
| 代理商： | DAC1627D1G25 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
DAC1627D1G25
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 29 April 2011
29 of 69
NXP Semiconductors
DAC1627D1G25
Dual 16-bit DAC: up to 1.25 Gsps; x2, x4 and x8 interpolating
The settings applied to DAC_A_GAIN_COARSE[3:0] (register 17h; see
Table 46
and
register 18h see
Table 47
;) and to DAC_B_GAIN COARSE[3:0]
(register 19h; see
Table 48
and register 1Ah see
Table 49
;) define the coarse variation of
the full-scale current (see
Table 19
).
Table 19.
Default settings are shown highlighted.
DAC_GAIN_COARSE[3:0]
Decimal
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
The settings applied to DAC_A_GAIN_FINE[5:0] (see register 17h in
Table 46
) and to
DAC_B_GAIN_FINE[5:0] (see register 19h in
Table 48
) define the fine variation of the
full-scale current (see
Table 20
).
Table 20.
Default settings are shown highlighted.
DAC_GAIN_FINE[5:0]
Decimal
32
...
0
...
+31
10.13 Digital offset adjustment
The DAC1627D1G25 provides digital offset correction (bits DAC_A_OFFSET[7:0] in
Table 40
and bits DAC_A_OFFSET[15:8] in
Table 41
and register DAC_B_OFFSET[7:0]
in
Table 42
and bits DAC_B_OFFSET[15:8] in
Table 43
) which can be used to adjust the
common-mode level at the output of each DAC. It adds an offset at the end of the digital
part, just before the DACs.
Table 21
shows the range of variation of the digital offset.
I
O(fs)
coarse adjustment
I
O(fs)
(mA)
Binary
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
6.95
8.4
9.85
11.3
12.75
14.2
15.65
17.1
18.55
20
21.45
22.9
24.35
25.8
27.25
28.7
I
O(fs)
fine adjustment
Δ
I
O(fs)
(%)
Two’s complement
10 0000
...
00 0000
...
01 1111
11
...
0
...
+11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1627D1G25HN | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| DAN2222E | SWITCHING DIODE |
| DCX100NS | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX100NS-7 | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
| DCX114EH-7 | COMPLEMENTARY NPN/PNP PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1627D1G25/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC DEMOBOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| DAC1627D1G25HN/C1, | 功能描述:調(diào)節(jié)器/解調(diào)器 DUAL 16b 1.25GSPS to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN/C1,551 | 功能描述:調(diào)節(jié)器/解調(diào)器 Dual 16-bit DAC, up to 1.25 Gsps RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| DAC1627D1G25HN-C1 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。