參數(shù)資料
型號(hào): CYP15G04K100V1
英文描述: Physical Layer Devices
中文描述: 物理層設(shè)備
文件頁數(shù): 30/78頁
文件大?。?/td> 1555K
代理商: CYP15G04K100V1
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 30 of 78
IEEE 1149.1 Compliant JTAG Operation
The PSI family has an IEEE std 1149.1 JTAG interface for both
Boundary Scan and ISR operations.
Four dedicated pins are reserved on each device for use by
the Test Access Port (TAP).
Boundary Scan
The PSI family supports Bypass, Sample/Preload, Extest, In-
test, Idcode and Usercode boundary scan instructions. The
JTAG interface is shown in
Figure 15
.
Frequency Agile devices also allow system-level diagnosis of
transceiver interface and interconnect. Boundary scan is sup-
ported on the LVCMOS signals, inputs and outputs. The high-
speed serial inputs are not part of the JTAG test chain.
In-System Reprogramming (ISR)
In-System Reprogramming is the combination of the capability
to program or reprogram a device on-board, and the ability to
support design changes without changing the system timing
or device pinout. This combination means design changes
during debug or field upgrades do not cause board respins.
The PSI family implements ISR by providing a JTAG compliant
interface for on-board programming, robust routing resources
for pinout flexibility, and a simple timing model for consistent
system performance.
Configuration
The CPLD block in each device of the PSI family is designed
with Self-Boot capability. An embedded on-chip EEPROM is
used to store configuration data. For PSI devices, program-
ming is defined as the loading of a user
s design into the inter-
NO_SYNC
IN_SYNC
RESYNC
RXSTx=111
RESYNC_IN_SYNC
RXSTx=011
Reset
Figure 14. Status Type-B Receive State Machine
#
1
2
3
Condition
(BOND_INH = LOW OR Master Channel Did Not Bond) AND Deskew Window Expired
FRAMCHAR Detected
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Any Decoder Error) OR ((BOND_INH = LOW
OR Master Channel Did Not Bond) AND (Deskew Window Expired))
Four Consecutive FRAMCHAR Detected
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Four Consecutive Decoder Errors) OR (Invalid
Minus Valid = 4)
Last FRAMCHAR Before a Valid Character AND Bonded to Master Channel
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock)
Decoder Error
4
5
6
7
8
2
2
3
4
RXSTx = 101
5
RXSTx = 010
6
6
RXSTx = 010
RXSTx = 111
1
7
RXSTx = 101
8
4
相關(guān)PDF資料
PDF描述
CYP15G0101DXA-BBC Telecomm/Datacomm
CYP15G0403DXB Physical Layer Devices
CYP15G0101 Single-channel HOTLink Transceiver
CYP15G0101DXB Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC Single-channel HOTLink Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP7C1048AC 制造商:Cypress Semiconductor 功能描述:
CYPCY2305SXC1H 制造商:Cypress Semiconductor 功能描述:
CYPD1103-35FNXIT 功能描述:IC MCU 32BIT 32KB FLASH 35WLCSP 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:剪切帶(CT) 零件狀態(tài):停產(chǎn) 應(yīng)用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲(chǔ)器類型:閃存(32 kB) 控制器系列:- RAM 容量:4K x 8 接口:I2C,SPI,UART/USART,USB I/O 數(shù):31 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:* 封裝/外殼:35-UFBGA,WLCSP 供應(yīng)商器件封裝:35-WLCSP(3.23x2.10) 標(biāo)準(zhǔn)包裝:1
CYPD1121-40LQXI 功能描述:IC MCU 32BIT 32KB FLASH 40QFN 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:托盤 零件狀態(tài):有效 應(yīng)用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲(chǔ)器類型:閃存(32 kB) 控制器系列:- RAM 容量:4K x 8 接口:I2C,SPI,UART/USART,USB I/O 數(shù):34 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:* 封裝/外殼:40-UFQFN 裸露焊盤 供應(yīng)商器件封裝:40-QFN(6x6) 標(biāo)準(zhǔn)包裝:490
CYPD1132-16SXI 功能描述:IC MCU 32BIT 32KB FLASH 16SOIC 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:管件 零件狀態(tài):有效 應(yīng)用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲(chǔ)器類型:閃存(32 kB) 控制器系列:- RAM 容量:4K x 8 接口:I2C,SPI,UART/USART,USB I/O 數(shù):11 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:* 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:16-SOIC 標(biāo)準(zhǔn)包裝:480