- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369679 > CYNCP80192 Network Processing PDF資料下載
參數(shù)資料
| 型號： | CYNCP80192 |
| 英文描述： | Network Processing |
| 中文描述： | 網(wǎng)絡(luò)處理 |
| 文件頁數(shù)： | 9/42頁 |
| 文件大小： | 679K |
| 代理商： | CYNCP80192 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
CYNCP80192
Document #: 38-02043 Rev. *B
Page 9 of 42
ORST_L
CMD[8:0]
O
O
Reset Output to the NSE
. Driving ORST_L low initializes the NSE.
Command Bus to the NSE
. Bits [1:0] specify the command and [8:2] contain the command param-
eters. The descriptions of individual commands explain the details of the parameters. The encoding
of commands based on the [1:0] field are: 00: Read; 01: Write; 10: Search; 11: Learn.
Command Valid to the NSE
. Qualifies the CMD bus.
0: No command.
1: Command valid.
NSE Address/Data Bus
. This signal carries the Read and Write address and data during register,
data, and mask array operations. It carries the compare data during search operations. It also carries
the SSRAM address during SSRAM accesses to the SSRAMs containing the associative data.
When the CYNSE70128 NSE is used, the four additional DQ bits DQ[68:71] on the
CYNSE70128 should be connected to the DQ_72 output from the CYNPC80192
. The DQ_72
signal is driven low from the CYNPC80192.
Read Acknowledge
. This signal indicates that valid data is available on the DQ bus during register,
data, and mask array Read operations to the NSE, or that the data is available on the SRAM data
bus during Read operations of the SRAM containing associative data.
End of Transfer
. This signal indicates the end of a burst transfer during Read or Write burst opera-
tions to the NSE.
Search Successful Flag
. This signal indicates that the search was successful in the NSE bank.
Search Successful Flag Valid
. When asserted, this signal qualifies the SSF signal.
NSE entries full indicator
.
Transceiver enable for driving signals to the NSE. Active high
.
[3]
Transceiver enable for driving signals from the NSE. Active low
.
[3]
Transceiver enable for driving signals to the NSE. Active high
.
[3]
Transceiver enable for driving signals from the NSE. Active low
.
[3]
Transceiver enable for driving signals to the NSE. Active high
.
[3]
Transceiver enable for driving signals from the NSE. Active low
.
[3]
Associated SRAM Interface
SDATA[63:0]/
SADR[23:0]
I/O
(Index) from an NSE, depending on the value of the SRAM present bit in CFG register 0.
{SDATA[63:0]} from SSRAMs should be connected to the 64-bit bus if the associative SSRAM is
present, or else {SADR[23:0]} from the NSEs should be connected to the 64-bit bus.
SOE_L
I
SSRAM Output Enable
. This signal is the output enable control for the off-chip SSRAM bank that
contains associative data and is driven by the NSE.
SCLK
O
SSRAM Clock
. This is the same in phase and frequency as the one created internally by the NSE.
It is generated by dividing CLK by two, and is used to drive the SSRAM CLK input.
Configuration
IWIDTH
I
This signal selects coprocessor data bus width. 1: 64 bits; 0: 32 bits.
BIG/LTL_L
I
This selects how data from the network processor is interpreted.
1: Big Endian; 0: Little Endian.
IFC_CFG[2:0]
I
This signal selects coprocessor interface type:
000: ZBT pipelined mode
001: ZBT flowthrough mode
010: SyncBurst pipelined mode (early Write)
011: SyncBurst pipelined mode (late Write)
100-111: Reserved.
CMDV
O
DQ[67:0]
IO
DQ_72
IO
ACK
I
EOT
I
SSF
SSV
FULL
XVER_0
XVER_0_L
XVER_1
XVER_1_L
XVER_2
XVER_2_L
I
I
I
O
O
O
O
O
O
I/O
SRAM Data/Address
. This bus contains either the data from the associative SSRAM or the ADR
Note:
3.
Detailed information on the external transceiver is given in ”Information on External Transceivers” on page 29.
Table 4-1. Search Coprocessor Pin Description
(continued)
Parameter
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70032 | Network Processing |
| CYNSE70128 | Network Processing |
| CYNSE70256 | Network Processing |
| CZET101 | Clock Driver |
| CZEU101 | Quad Peripheral Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNPC80192-BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Database Coprocessor |
| CYNSE10128 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Ayama⑩ 10000 Network Search Engine |
| CYNSE10128-083FGCI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Ayama⑩ 10000 Network Search Engine |
| CYNSE10128-100FGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Ayama⑩ 10000 Network Search Engine |
| CYNSE10128-133FGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Ayama⑩ 10000 Network Search Engine |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。