
CYNCP80192
Document #: 38-02043 Rev. *B
Page 22 of 42
Index
. This field contains index returned by the NSEs where a successful hit was found. This field is valid only if the hit bit in the
Result Register 0 is a 1.
Table 7-19
below shows the number of index bits for various NSEs.
Note
. CYNSE70032 and
CYNSE70064 bits 23–22 of the index will always be 00. (Refer to the specifications of the CYNSE70XXX for the description of
the index returned by the NSEs.)
Note
. SAP is the SSRAM Address (SADR) Prefix. These bits are passed along with the command descriptor word in the SAP field.
7.3.8
The network processor(s) can Write up to 32 contexts. There can be up to 32 operations in flight through the database copro-
cessing subsystem. If 30 descriptor entries are in use, the NDC will issue the DESC_AFUL signal to inform that command
descriptor ring is almost full. The database coprocessor continually executes the commands posted in the descriptors. The
commands are executed and the results written in the Result Registers 0 and 1 of the corresponding descriptor entries. The
network processor(s) will Read the results and free the descriptor entry for another command.
The handshake for the command handoff from the network processor uses the start bit in the command descriptor. The network
processor will load the command and the associative parameter along with the start bit in the descriptors. As the start bit in
a descriptor is set, the NDC will take the command and insert it in the pipeline queue for execution. The commands in the pipeline
queue are strictly handled in a first-in, first-out manner.
Note
. The network processor must make sure that the start bit is set in
the last access to the descriptor to complete the command.
The commands from the pipeline queue are continually executed by the NDC and the results are loaded back to the command
initiating descriptor’s Result Registers 0 and 1. The handshake for the results from the NDC back to network processor is done
through any of the following mechanisms:
Done bit
CPID bus, STRB signal.
In the first method, after the network processor has issued a command to the NDC, the network processor will continually poll
that command descriptor entry for the done bit. Once done bit is set, it signals to the network processor that the results are Ready
in Results Registers 0 and 1 for Readout. Reading of these registers by the network processor will clear the done bit. This
descriptor entry is free and may now be used for another command.
In the second method, the network processor uses the interrupt mechanism for Reading the command results. After the results
are Ready in Result Registers 0 and 1 and the done bit is set, the NDC will assert pins CPID[7:0] (with the concatenated processor
and context ID information) and activate the STRB signal for one CLK cycle. This STRB signal interrupts and the CPID identifies
the context and/or processor for which the result are Ready. The context within that processor can wake up and Read the results
(Result Register 0 and 1) from the appropriate descriptor. Reading of these registers by the network processor will reset the done
bit. This descriptor entry is free and may now be used for another command.
Functional Overview of Context Descriptor
Table 7-19. Index Bits for NSEs
Device
CYNSE70032
CYNSE70064
CYNSE70128
SAP
21:19
21:20
23:21
SEID
18:14
19:15
20:16
Index
13:0
14:0
15:0