參數(shù)資料
型號(hào): COLDFIRE2UMAD
英文描述: Version 2/2M ColdFire Core Processor User's Manual Addendum
中文描述: 版本2/2M ColdFire內(nèi)核的處理器用戶手冊(cè)附錄
文件頁(yè)數(shù): 96/253頁(yè)
文件大?。?/td> 1762K
代理商: COLDFIRE2UMAD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)
Exception Processing
MOTOROLA
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
4-3
M-bit, in the SR to be cleared and the interrupt priority mask, I[2:0], in the SR to be set
to the level of the current interrupt request
2. The ColdFire2/2M determines the exception vector number. For all faults except
interrupts, the ColdFire2/2M performs this calculation based on the exception type.
For interrupts, the ColdFire2/2M performs an interrupt acknowledge (IACK) bus cycle
to obtain the vector number from a peripheral device. The IACK cycle is mapped to a
special acknowledge address space with the interrupt level encoded in the address.
Refer to
Section 3.7 Interrupt Acknowledge Bus Cycles
.
3. The ColdFire2/2M saves the current context by creating an exception stack frame on
the system stack. The ColdFire2/2M supports a single stack pointer (SP) in the A7
address register, i.e., there is no notion of separate
supervisor- or user- stack pointers.
As a result, the exception stack frame is created at a 0-modulo-4 address on the top
of the current system stack. Additionally, the ColdFire2/2M uses a simplified fixed-
length exception stack frame for all exceptions. The exception type determines
whether the program counter placed in the exception stack frame defines the location
of the faulting instruction or the address of the next instruction to be executed.
4. The ColdFire2/2M calculates the address of the first instruction of the exception
handler. By definition, the exception vector table is aligned on a 1 MByte boundary.
This instruction address is generated by fetching an exception vector from the table
located at the address defined in the vector base register. The index into the exception
table is calculated as (4 x vector_number). Once the exception vector has been
fetched, the contents of the vector determine the address of the first instruction of the
desired exception handler. After the instruction fetch for the first opcode of the
exception handler has been initiated, exception processing terminates and normal
instruction processing continues in the exception handler.
4.1.1 Exception Stack Frame Definition
A diagram of the exception stack frame is shown in
Figure 4-2
. The first long word of the
exception stack frame, pointed to by SP, contains the 16-bit format/vector word (F/V) and
the 16-bit status register, and the second long word contains the 32-bit program counter
address.
31
28 27 26 25
FS[3:2]
18 17 16 15
FS[1:0]
PROGRAM COUNTER[31:0] PC
0
FORMAT
VECTOR[3:2]
STATUS REGISTER
Figure 4-2. Exception Stack Frame Form
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
COLDFIRE3UM Version 3 ColdFire Core User's Manual
COM150A 100V Single N-Channel Hi-Rel MOSFET in a TO-254AA package
COM2017P UART
COM2502P UART
COM250A 200V Single N-Channel Hi-Rel MOSFET in a TO-254AA package
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COLDFIRE3UM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Version 3 ColdFire Core User's Manual
COLD-PACK 制造商:NTE Electronics 功能描述:
COLDS/002 制造商:Farnell / Duratool 功能描述:JOBBER DRILL SET 1.0-13.0X0.5MM
COLINKEX 制造商:Embest Info&Tech Co Ltd 功能描述:ADAPTER DEBUG SW/JTAG 制造商:EMBEST 功能描述:ADAPTER, DEBUG, SW/JTAG 制造商:EMBEST 功能描述:DEBUGGER, LPC13XX; Silicon Family Name:LPC13xx; Core Architecture:ARM; Core Sub-Architecture:Cortex-M3; IC Product Type:Debugger; Features:Support Cortex M0 and Cortex M3 Devices, Support Software & JTAG Debugging ;RoHS Compliant: Yes
COLINKEX"LPC11C14 EVB 制造商:Embest Info&Tech Co Ltd 功能描述:DEVELOPMENT TOOL CORTEX-M0 LPC11C14 制造商:Embest Info&Tech Co Ltd 功能描述:DEVELOPMENT TOOL, CORTEX-M0, LPC11C14