Test Operation
MOTOROLA
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
8-7
SRAM, ROM, and ICACHE, all signals listed here must be brought out to package pins via
muxing. If only one or two types of integrated memories are used, a subset of signals listed
here must be brought out to package pins. I.E. some of the test input control pins could be
negated instead of needing to be muxed out. Also, depending upon array size, not all of
TEST_ADDR may be necessary. All ColdFire2/2M signals are unidirectional and
synchronous.
8.3.1.1 TEST ADDRESS BUS (TEST_ADDR[14:2]).
specify an address when testing the integrated memories.
These input signals are used to
8.3.1.2 TEST CONTROL (TEST_CTRL).
address bus (TEST_ADDR[14:2]) will be latched on the next positive clock edge.
This active-high input signal indicates the test
8.3.1.3 TEST IDATA READ (TEST_IDATA_RD).
test the instruction cache data memory read operation.
This active-high input signal is used to
8.3.1.4 TEST IDATA WRITE (TEST_IDATA_WRT).
test the instruction cache data memory write operation.
This active-high input signal is used to
8.3.1.5 TEST INSTRUCTION CACHE READ HIT (TEST_RHIT).
signal indicates a hit has occurred when accessing the instruction cache during memory
array testing.
This active-high output
8.3.1.6 TEST INVALIDATE INHIBIT (TEST_IVLD_INH).
inhibits the invalidate operation when testing the instruction cache.
This active-high input signal
8.3.1.7 TEST ITAG WRITE (TEST_ITAG_WRT).
test the instruction cache tag memory write operation.
This active-high input signal is used to
8.3.1.8 TEST KTA MODE ENABLE (TEST_KTA).
instruction cache tag and data arrays to be read in parallel, mimicking the functional
operation. This allows testing of the speed path from the tag and data arrays to the core.
This active-high input signal allows the
8.3.1.9 TEST MODE ENABLE (TEST_MODE).
enable all of the integrated memory test signals. TEST_MODE should be asserted for the
duration of memory testing.
This active-high input signal is used to
8.3.1.10 TEST SRAM READ (TEST_SRAM_RD).
test the integrated SRAM memory read operation.
This active-high input signal is used to
8.3.1.11 TEST SRAM WRITE (TEST_SRAM_WRT).
to test the integrated SRAM memory write operation.
This active-high input signal is used
8.3.1.12 TEST READ (TEST_RD).
operations on all of the integrated memories.
This active-high input signal is used to test read
8.3.1.13 TEST ROM READ (TEST_ROM_RD).
the integrated ROM memory read operation.
This active-high input signal is used to test
F
Freescale Semiconductor, Inc.
n
.