- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16440 > CDB8420 (Cirrus Logic Inc)EVALUATION BOARD FOR CS8420 PDF資料下載
參數(shù)資料
| 型號： | CDB8420 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 84/94頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION BOARD FOR CS8420 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻，采樣率轉(zhuǎn)換器 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | CS8420 |
| 主要屬性： | 帶數(shù)字音頻發(fā)射器和接收器的采樣率轉(zhuǎn)換器 |
| 次要屬性： | 44.1、48、96 kHz 輸出采樣率，AES/EBU，S/PDIF，EIAJ-340，GUI |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | 598-1125-5-ND - IC SAMPLE RATE CONVERTER 28SOIC |
| 其它名稱： | 598-1782 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
DS245F4
85
CS8420
transmitted bit. The first byte read is the first byte received, and the first byte sent is the first byte trans-
mitted.
15.2.3
IEC60958 Recommended U Data Format for Consumer Applications
Modes (3) and (4) are intended for use in AES3 in, AES3 out situations, in which the input U data is for-
matted as recommended in the “IEC60958 Digital Audio Interface, part 3: Consumer applications” docu-
ment.
In this format, “messages” are formed in the U data from Information Units or IUs. An IU is 8 bits long, and
the MSB is always 1, and is called the start bit, or 'P' bit. The remaining 7-bits are called Q, R, S, T, U, V,
& W, and carry the desired data.
A “message” consists of 3 to 129 IUs. Multiple IUs are considered to be in the same message if they are
separated by 0 to 8 zeros, denoted here as filler. A filler sequence of nine or more zeros indicates an inter-
message gap. The desired information is normally carried in the sequence of corresponding bits in the
IUs. For example, the sequential Q bits from each IU make up the Q sub-code data that is used to indicate
Compact Disk track information. This data is automatically extracted from the received IEC60958 stream,
and is presented in the control port register map space.
Where incoming U data is coded in the above format, and needs to be re-transmitted, the data transfer
cannot be done using shift registers, because of the different Fsi and Fso sampling clocks. Instead, input
data must be buffered in a FIFO structure, and then read out by the AES3 transmitter at appropriate times.
Each bit of each IU must be transceived; unlike the audio samples, there can be no sample rate conver-
sion of the U data. Therefore, there are two potential problems:
(1) Message Partitioning
When Fso > Fsi, more data is transmitted than received per unit time. The FIFO will frequently be com-
pletely emptied. Sensible behavior must occur when the FIFO is empty, otherwise, a single incoming mes-
sage may be erroneously partitioned into multiple, smaller, messages.
(2) Overwriting
When Fso < Fsi, more data is received than transmitted per unit time. There is a danger of the FIFO be-
coming completely full, allowing incoming data to overwrite data that has not yet been output through the
AES3 transmitter.
15.2.4
Mode (3): Reserved
This mode has been removed. Use IEC Consumer mode B.
15.2.5
Mode (4): IEC Consumer B
In this mode, the partitioning problem is solved by buffering an entire message before starting to transmit
it. In this scheme, zero-segments between messages will be expanded when Fso > Fsi, but the integrity
of individual messages is preserved.
The overwriting problem (when Fso < Fsi) is solved by only storing a portion of the input U data in the
FIFO. Specifically, only the IUs themselves are stored (and not the zeros that provide inter-IU and inter-
message “filler”). An inter-IU filler segment of fixed length (OF) will be added back to the messages at the
FIFO output, where the length of OF is equal to the shortest observed input filler segment (IF).
Storing only IUs (and not filler) within the FIFO makes it possible for the slower AES3 transmitter to “catch
up” to the faster AES3 receiver as data is read out of the FIFO. This is because nothing is written into the
FIFO when long strings of zeros are input to the AES-EBU receiver. During this time of no writing, the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J11-EX | CONVERTER MOD DC/DC 12V 75W |
| GEM28DTAT | CONN EDGECARD 56POS R/A .156 SLD |
| 6278895-7 | C/A 62.5/125 RIS SC MTRJ 7M1 |
| A3BBB-2436G | IDC CABLE- ASR24B/AE24G/ASR24B |
| GSM12DTAN | CONN EDGECARD 24POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB8421 | 功能描述:音頻 IC 開發(fā)工具 2-Ch 32-Bit 192kHz sample rate converte RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB8422 | 功能描述:界面開發(fā)工具 Eval Bd 192kHz SRC S/PDIF Receiver RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CDB8427 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 96kHz Dig. Audio Transcvr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB8952 | 制造商:Cirrus Logic 功能描述:NOT RECOMMENDED FOR NEW DESIGNS - USE CDB8952T - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con |
| CDB8952T | 功能描述:以太網(wǎng)開發(fā)工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。