參數(shù)資料
型號: CDB8420
廠商: Cirrus Logic Inc
文件頁數(shù): 49/94頁
文件大?。?/td> 0K
描述: EVALUATION BOARD FOR CS8420
標(biāo)準(zhǔn)包裝: 1
主要目的: 音頻,采樣率轉(zhuǎn)換器
嵌入式: 是,MCU,8 位
已用 IC / 零件: CS8420
主要屬性: 帶數(shù)字音頻發(fā)射器和接收器的采樣率轉(zhuǎn)換器
次要屬性: 44.1、48、96 kHz 輸出采樣率,AES/EBU,S/PDIF,EIAJ-340,GUI
已供物品:
相關(guān)產(chǎn)品: 598-1125-5-ND - IC SAMPLE RATE CONVERTER 28SOIC
其它名稱: 598-1782
DS245F4
53
CS8420
EMPH - Pre-Emphasis Indicator Output
EMPH is low when the incoming AES3 data indicates the presence of 50/15
μs pre-emphasis. When the AES3 data
indicates the absence of pre-emphasis or the presence of other than 50/15
μs pre-emphasis EMPH is high. This is
also a start-up option pin, and requires a 47 k
Ω resistor to either VD+ or DGND, which determines the AD2 address
bit for the control port in IC mode.
Audio Output Interface:
SDOUT - Serial Audio Output Port Data Output
Audio data serial output pin.
OSCLK - Serial Audio Output Port Bit Clock Input or Output
Serial bit clock for audio data on the SDOUT pin.
OLRCK - Serial Audio Output Port Left/Right Clock Input or Output
Word rate clock for the audio data on the SDOUT pin. The frequency will be at the output sample rate (Fso)
AES3/SPDIF Transmitter Interface:
TCBL - Transmit Channel Status Block Start
This pin can be configured as an input or output. When operated as output, TCBL is high during the first sub-frame
of a transmitted channel status block, and low at all other times. When operated as input, driving TCBL high for at
least three OMCK (or RMCK, depending on which clock is operating the AES3 encoder block) clocks will cause the
next transmitted sub-frame to be the start of a channel status block.
TXN, TXP - Differential Line Driver Outputs
Differential line driver outputs, transmitting AES3 type data. Drivers are pulled to low while the CS8420 is in the reset
state.
Control Port Signals:
SCL/CCLK - Control Port Clock
SCL/CCLK is the serial control interface clock, and is used to clock control data bits into and out of the CS8420.
AD0/CS - Address Bit 0 (IC) / Control Port Chip Select (SPI)
A falling edge on this pin puts the CS8420 into SPI Control Port mode. With no falling edge, the CS8420 defaults to
IC mode. In IC mode, AD0 is a chip address pin. In SPI mode, CS is used to enable the control port interface on
the CS8420.
AD1/CDIN - Address Bit 1 (IC) / Serial Control Data In (SPI)
In IC mode, AD1 is a chip address pin. In SPI mode, CDIN is the input data line for the control port interface
SDA/CDOUT - Serial Control Data I/O (IC) / Data Out (SPI)
In IC mode, SDA is the control I/O data line. SDA is open drain and requires an external pull-up resistor to VD+. In
SPI mode, CDOUT is the output data from the control port interface on the CS8420.
相關(guān)PDF資料
PDF描述
VI-J11-EX CONVERTER MOD DC/DC 12V 75W
GEM28DTAT CONN EDGECARD 56POS R/A .156 SLD
6278895-7 C/A 62.5/125 RIS SC MTRJ 7M1
A3BBB-2436G IDC CABLE- ASR24B/AE24G/ASR24B
GSM12DTAN CONN EDGECARD 24POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB8421 功能描述:音頻 IC 開發(fā)工具 2-Ch 32-Bit 192kHz sample rate converte RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB8422 功能描述:界面開發(fā)工具 Eval Bd 192kHz SRC S/PDIF Receiver RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
CDB8427 功能描述:音頻 IC 開發(fā)工具 Eval Bd 96kHz Dig. Audio Transcvr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB8952 制造商:Cirrus Logic 功能描述:NOT RECOMMENDED FOR NEW DESIGNS - USE CDB8952T - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB8952T 功能描述:以太網(wǎng)開發(fā)工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: