參數(shù)資料
型號: C8051F2XX
廠商: Electronic Theatre Controls, Inc.
英文描述: Mixed Signal 8 kB ISP Flash MCU Family
中文描述: 混合信號8 KB的閃存MCU系列的ISP
文件頁數(shù): 92/146頁
文件大小: 1856K
代理商: C8051F2XX
C8051F2xx
92
Rev. 1.6
12.1. Power-on Reset
The CIP-51 incorporates a power supply monitor that holds the MCU in the reset state until V
DD
rises
above the VRST level during power-up. (See Figure 12.2 for timing diagram, and refer to Table 12.1 for
the Electrical Characteristics of the power supply monitor circuit.) The RST pin is asserted (low) until the
end of the 100msec V
DD
Monitor timeout in order to allow the V
DD
supply to become stable. On 48-pin
packages, the V
DD
monitor is enabled by pulling the MONEN pin high and is disabled by pulling the
MONEN pin low. The MONEN pin should never be left floating. On 32-pin packages, the V
DD
monitor is
always enabled and cannot be disabled.
On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other
reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all
resets cause program execution to begin at the same location (0x0000), software can read the PORSF
flag to determine if a power-up was the cause of reset. The content of internal data memory should be
assumed to be undefined after a power-on reset.
12.2. Software Forced Reset
Writing a 1 to the PORSF bit forces a Power-On Reset as described in Section 12.1.
Figure 12.2. V
DD
Monitor Timing Diagram
12.3. Power-fail Reset
When the V
DD
monitor is enabled, the MONEN pin (not on C8051F221/F231 32 pin parts) is "pulled high",
and power-down transition or power irregularity causes V
DD
to drop below VRST, the power supply monitor
will drive the RST pin low and return the CIP-51 to the reset state (see Figure 12.2). When V
DD
returns to
a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on
reset. Note that even though internal data memory contents are not altered by the power-fail reset, it is
impossible to determine if V
DD
dropped below the level required for data retention. If the PORSF flag is
set, the data may no longer be valid.
/RST
t
v
1.0
2.0
Logic HIGH
Logic LOW
100ms
100ms
VDD
2.70
2.55
V
RST
相關(guān)PDF資料
PDF描述
C8061-01 Multichannel detector head controller
C8062-01 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:26; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
C8060 InGaAs multichannel detector head
C8061 SH2 Series, 7086 Group, Two ADC circuits, 6-ch 16-bit MTU2, 3-ch 16-bit MTU2S, Port Output Enable, 2-ch CMT, UBC, 5v IO, 15 mA IO, BusTrace, AUD BP-112; Vcc= 3.0 to 5.5 volts, Temp= -20 to 85 C; Package: PLBG0112GA-A
C8147-34 Photonic Multichannel Spectral Analyzer Model: PMA-11
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F300 功能描述:8位微控制器 -MCU 8KB 8ADC 2%osc RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F300DK 功能描述:開發(fā)板和工具包 - 8051 MCU DEVELOPMENT KIT W/ US POWER SUPPLY RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F300DK-A 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F300DK-B 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F300DK-E 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035