參數(shù)資料
型號: C8051F2XX
廠商: Electronic Theatre Controls, Inc.
英文描述: Mixed Signal 8 kB ISP Flash MCU Family
中文描述: 混合信號8 KB的閃存MCU系列的ISP
文件頁數(shù): 91/146頁
文件大?。?/td> 1856K
代理商: C8051F2XX
C8051F2xx
Rev. 1.6
91
12. Reset Sources
The reset circuitry of the MCU allows the controller to be easily placed in a predefined default condition.
On entry to this reset state, the CIP-51 halts program execution, forces the external port pins to a known
state and initializes the SFRs to their defined reset values. Interrupts and timers are disabled. On exit, the
program counter (PC) is reset, and program execution starts at location 0x0000.
All of the SFRs are reset to predefined values. The reset values of the SFR bits are defined in the SFR
detailed descriptions. The contents of internal data memory are not changed during a reset and any previ-
ously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost
even though the data on the stack are not altered.
The I/O port latches are reset to 0xFF (all logic ones), activating internal weak pull-ups which take the
external I/O pins to a high state. The weak pull-ups are enabled during and after the reset. If the source of
reset is from the V
DD
Monitor or writing a '1' to the PORSF bit, the RST pin is driven low until the end of the
V
DD
reset timeout.
On exit from the reset state, the MCU uses the internal oscillator running at 2MHz as the system clock by
default. Refer to Section 13 for information on selecting and configuring the system clock source. The
Watchdog Timer is enabled using its longest timeout interval. (Section 12.7 details the use of the Watch-
dog Timer.) Once the system clock source is stable, program execution begins at location 0x0000.
There are six sources for putting the MCU into the reset state: power-on/power-fail (V
DD
monitor), external
RST pin, software commanded, Comparator 0, Missing Clock Detector, and Watchdog Timer. Each reset
source is described below:
Figure 12.1. Reset Sources Diagram
WDT
CIP-51
Core
Missing
Clock
Detector
W
S
(Software Reset)
/RST
+
-
VDD
Supply
Reset
Timeout
(wired-OR)
System Reset
Supply
Monitor
PRE
Reset
Funnel
+
-
CP0+
Comparator 0
CP0-
C0RSEF
EN
W
E
EN
M
E
SWRSF
System
Clock
MonEn
相關(guān)PDF資料
PDF描述
C8061-01 Multichannel detector head controller
C8062-01 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:26; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
C8060 InGaAs multichannel detector head
C8061 SH2 Series, 7086 Group, Two ADC circuits, 6-ch 16-bit MTU2, 3-ch 16-bit MTU2S, Port Output Enable, 2-ch CMT, UBC, 5v IO, 15 mA IO, BusTrace, AUD BP-112; Vcc= 3.0 to 5.5 volts, Temp= -20 to 85 C; Package: PLBG0112GA-A
C8147-34 Photonic Multichannel Spectral Analyzer Model: PMA-11
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F300 功能描述:8位微控制器 -MCU 8KB 8ADC 2%osc RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F300DK 功能描述:開發(fā)板和工具包 - 8051 MCU DEVELOPMENT KIT W/ US POWER SUPPLY RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F300DK-A 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F300DK-B 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035
C8051F300DK-E 功能描述:DEV KIT FOR F300/301/302/304/305 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035