參數(shù)資料
型號: ATMEGA103-6AI
廠商: Atmel
文件頁數(shù): 120/141頁
文件大?。?/td> 0K
描述: IC MCU 128K 6MHZ A/D IT 64TQFP
產(chǎn)品培訓模塊: megaAVR Introduction
標準包裝: 90
系列: AVR® ATmega
核心處理器: AVR
芯體尺寸: 8-位
速度: 6MHz
連通性: SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 128KB(64K x 16)
程序存儲器類型: 閃存
EEPROM 大小: 4K x 8
RAM 容量: 4K x 8
電壓 - 電源 (Vcc/Vdd): 4 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 托盤
配用: ATSTK501-ND - ADAPTER KIT FOR 64PIN AVR MCU
8
ATmega103(L)
0945I–AVR–02/07
Architectural
Overview
Figure 4. The ATmega103(L) AVR RISC Architecture
The AVR uses a Harvard architecture concept – with separate memories and buses for
program and data. The Program memory is accessed with a single-level pipeline. While
one instruction is being executed, the next instruction is pre-fetched from the Program
memory. This concept enables instructions to be executed in every clock cycle. The
Program memory is In-System Programmable Flash memory. With a few exceptions,
AVR instructions have a single 16-bit word format, meaning that every Program memory
address contains a single 16-bit instruction.
During interrupts and subroutine calls, the return address Program Counter (PC) is
stored on the Stack. The Stack is effectively allocated in the general data SRAM and,
consequently, the Stack size is only limited by the total SRAM size and the usage of the
SRAM. All user programs must initialize the SP in the reset routine (before subroutines
or interrupts are executed). The 16-bit Stack Pointer (SP) is read/write accessible in the
I/O space.
The 4000 bytes data SRAM can be easily accessed through the five different address-
ing modes supported in the AVR architecture.
A flexible interrupt module has its control registers in the I/O space with an additional
Global Interrupt Enable bit in the Status Register. All the different interrupts have a sep-
64K x 16
Program
Memory
Instruction
Register
Instruction
Decoder
Program
Counter
Control Lines
32 x 8
General
Purpose
Registers
ALU
Status
and Test
4K x 8
EEPROM
Peripherals
Data Bus 8-bit
AVR ATmega103(L) Architecture
4K x 8
Data
SRAM
Direct
Addressing
Indirect
Addressing
相關(guān)PDF資料
PDF描述
ATMEGA128A-AUR MCU AVR 128K FLASH 16MHZ 64TQFP
ATMEGA128L-8MJ IC MCU AVR 128K 8MHZ LV 64-QFN
ATMEGA16-16MUR MCU AVR 16KB FLASH 16MHZ 44QFN
ATMEGA164PA-AN IC MCU AVR 16K FLASH 44TQFP
ATMEGA164PA-CUR MCU AVR 16KB FLASH 20MHZ 49VFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATMEGA103L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA103L-4AC 功能描述:8位微控制器 -MCU TQFP-64 128K FLASH 3 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ATMEGA103L-4AI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 64K/128K Bytes In-System Programmable Flash
ATMEGA128 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA128(L) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATmega128(L) Preliminary Summary [Updated 9/03. 23 Pages]