- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C978AKCW (ADVANCED MICRO DEVICES INC) Single-Chip 1/10 Mbps PCI Home Networking Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C978AKCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| 中文描述： | 5 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 88/256頁 |
| 文件大?。?/td> | 3505K |
| 代理商： | AM79C978AKCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁
88
Am79C978A
When PMAT_MODE is set, a read of BCR45 re-
turns all bits undefined except for PMAT_MODE.
In order to access the contents of the PMR,
PMAT_MODE bit should be programmed to 0.
When BCR45 is written to set the PMAT_MODE bit to 0,
the Pattern Match logic is disabled and accesses to the
PMR are possible. Bits 6:0 of BCR45 specify the address
of the PMR word to be accessed. Writing to BCR45 does
not immediately affect the contents of the PMR. Following
the write to BCR45, the PMR word addressed by bits 6:0
of BCR45 may be read by reading BCR45, BCR46, and
BCR47 in any order. To write to the PMR word, the write
to BCR45 must be followed by a write to BCR46 and a
write to BCR47 in that order to complete the operation.
The PMR will not actually be written until the write to
BCR47 is complete.
The first two 40-bit words in this RAM serve as pointers
and contain enable bits for the eight possible match
patterns. The remainder of the RAM contains the
match patterns and associated match pattern control
bits. Byte 0 of the first word contains the pattern enable
bits. Any bit position set in this byte enables the corre-
sponding match pattern in the PMR, as an example if
the bit 3 is set, then pattern 3 is enabled for matching.
Bytes 1 to 4 in the first word are pointers to the begin-
ning of the patterns 0 to 3, and bytes 1 to 4 in the sec-
ond word are pointers to the beginning of patterns 4 to
7, respectively. Byte 0 of the second word has no func-
tion associated with it. Byte 0 of the words 2 to 63 is the
control field of the PMR. Bit 7 of this field is the End of
Packet (EOP) bit. When this bit is set, it indicates the
end of a pattern in the PMR. Bits 6-4 of the control field
byte are the SKIP bits. The value of the SKIP field indi-
cates the number of the Dwords to be skipped before
the pattern in this PMR word is compared with data
from the incoming frame. A maximum of seven Dwords
may be skipped. Bits 3-0 of the control field byte are the
MASK bits. These bits correspond to the pattern match
bytes 3-0 of the same PMR word (PMR bytes 4-1). If bit
n
of this field is 0, then byte
n
of the corresponding pat-
tern word is ignored. If this field is programmed to
three, then bytes 0 and 1 of the pattern match field
(bytes 2 and 1 of the word) are used, and bytes 3 and
2 are ignored in the pattern matching operation.
The contents of the PMR are not affected by H_RESET,
S_RESET, or STOP The contents are undefined after a
power up reset (POR).
Magic Packet Mode
In Magic Packet mode, the controller remains fully pow-
ered up (all VDD and VDDB pins must remain at their
supply levels). The device will not generate any bus mas-
ter transfers. No transmit operations will be initiated on the
network. The device will continue to receive frames from
the network, but all frames will be automatically flushed
from the receive FIFO. Slave accesses to the controller
are still possible. A Magic Packet is a frame that is ad-
dressed to the controller and contains a data sequence
anywhere in its data field made up of 16 consecutive cop-
ies of the device
’
s physical address (PADR[47:0]). The
controller will search incoming frames until it finds a Magic
Packet frame. It starts scanning for the sequence after
processing the length field of the frame. The data se-
quence can begin anywhere in the data field of the frame,
but must be detected before the controller reaches the
frame
’
s FCS field. Any deviation of the incoming frame
’
s
data sequence from the required physical address se-
quence, even by a single bit, will prevent the detection of
that frame as a Magic Packet frame.
The controller supports two different modes of ad-
dress detection for a Magic Packet frame. If MPPLBA
(CSR5, bit 5) or EMPPLBA (CSR116, bit 6) are at their
default value of 0, the controller will only detect a
Magic Packet frame if the destination address of the
packet matches the content of the physical address
register (PADR). If MPPLBA or EMPPLBA are set to
1, the destination address of the Magic Packet frame
can be unicast, multicast, or broadcast.
CAUTION:
The setting of MPPLBA or EMPPLBA only
effects the address detection of the Magic Packet
frame. The Magic Packet
’
s data sequence must be
made up of 16 consecutive copies of the device
’
s phys-
ical address (PADR[47:0]), regardless of what kind of
destination address it has.
There are two general methods to place the controller into
Magic Packet mode. The first is the software method. In
this method, either the BIOS or other software sets the
MPMODE bit (CSR5, bit 1). Then the controller must be
put into suspend mode (see description of CSR5, bit 0),
allowing any current network activity to finish. Finally, ei-
ther PG must be deasserted (hardware control), or MPEN
(CSR5, bit 2) must be set to 1 (software control).
CAUTION:
FASTSPNDE (CSR7, bit 15) has no mean-
ing in Magic Packet mode.
The second method is the hardware method. In this
method, the MPPEN bit (CSR116, bit 4) is set at power up
by the loading of the EEPROM. This bit can also be set by
software. The controller will be placed in the Magic Packet
Mode when either the PG input is deasserted or the
MPEN bit is set. Magic Packet mode can be disabled at
any time by asserting PG or clearing MPEN bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C982 | basic Integrated Multiport Repeater (bIMR) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978AVCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978VC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C979BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C98 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Twisted-Pair Ethernet Transceiver (TPEX) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。