- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385096 > AK61584 (Asahi Kasei Microsystems Co.,Ltd) Circular Connector; No. of Contacts:55; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | AK61584 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:55; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No |
| 中文描述： | 雙低功耗的T1/E1線路接口 |
| 文件頁數(shù)： | 28/38頁 |
| 文件大?。?/td> | 364K |
| 代理商： | AK61584 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ASAHI KASEI
[AK61584]
0185-E-00 98/04
Shift-DR State
In this controller state, the test data register connected
between J_TDI and J_TDO as a result of the current in-
struction shifts data on stage toward its serial output on
each rising edge of J_TCK.
The instruction does not change in this state.
When the TAP controller is in this state and a rising
edge is applied to J_TCK, the controller enters the
Exit1-DR state if J_TMS is high or remains in the
Shift-DR state if J_TMS is low.
Exit1-DR State
This is a temporary state. while in this state, if J_TMS is
held high, a rising edge applied to J_TCK causes the
controller to enter the Update-DR state, which termi-
nates the scanning process. If J_TMS is held low and a
rising edge is applied to J_TCK, the controller
enters the Pause-DR state.
The test data register selected by the current instruction re-
tains its previous value during this state. This instruction
does not change in this state.
Pause-DR State
The pause state allows the test controller to temporarily
halt the shifting of data through the test data register in the
serial path between J_TDI and J_TDO. An example
use of this state could be to allow tester to reload its pin
memory from disk during application of a long test
sequence.
The test data register selected by the current instruc-
tion retains its previous value during this state. The
instruction does not change in this state.
The controller remains in this state as long as J_TMS
is low. When J_TMS goes high and a rising edge is
applied to J_TCK, the controller moves to the Exit2-DR
state.
Exit2-DR State
This is a temporary state. While in this state, if
J_TMS is held high, a rising edge applied to J_TCK
causes the controller to enter the Update-DR state,
which terminates the scanning process. If J_TMS is
held low and a rising edge is applied to J_TCK, the
controller enters the Shift-DR state.
The test data register selected by the current instruc-
tion retains its previous value during this state. The
instruction does not change in this state.
Updata-DR State
The Boundary Scan Register is provided with a
latched parallel output to prevent changes at the parallel
output while data is shifted in response to the EXTEST
and SAMPLE/PRELOAD instructions. When the
TAP controller is in this state and the Boundary Scan
Register is selected, data is latched onto the parallel
output of this register from the shift-register path on
the falling edge of J_TCK. The data held at the
latched parallel output does not change other than in
this state.
All shift-register stages in the test data register selected by
the current instruction retains their previous value during
this state. The instructions does not change in this state.
Select-IR-Scan State
This is a temporary controller state. The test data
register selected by the current instruction retains its
previous state. If J_TMS is held low and a rising edge
is applied to J_TCK when in this state, the controller
moves into the Capture-IR state, and a scan sequence
for the instruction register is initiated. If J_TMS is
held high and a rising edge is applied to J_TCK, the
controller moves to the Test-Logic-Reset state. The
instruction does not change in this state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK6416A | 16Kbit Serial CMOS EEPROM |
| AK6416AM | 16Kbit Serial CMOS EEPROM |
| AK6416C | 16Kbit Serial CMOS EEPROM |
| AK6416CH | 16Kbit Serial CMOS EEPROM |
| AK6416CM | 16Kbit Serial CMOS EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK616-.5 | 功能描述:CABLE AUDIO CD-ROM 3-FOLD .5M RoHS:否 類別:電纜組件 >> 矩形 系列:- 標準包裝:1 系列:- 連接器類型:插頭至插頭 位置數(shù):30 行數(shù):2 間距 - 連接器:0.100"（2.54mm） 間距 - 線纜:0.050"（1.27mm） 長度:1.50'（457.20mm） 特點:電極標記 顏色:多色，帶狀 屏蔽:無屏蔽 使用:- 電纜端接:IDC 觸點表面涂層:金 觸點涂層厚度:30µin（0.76µm） |
| AK6161024D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK6161024G | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:32,768 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK6161024S | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK6161024W | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。