參數(shù)資料
型號: AK61584
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: 圓形連接器
英文描述: Circular Connector; No. of Contacts:55; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No
中文描述: 雙低功耗的T1/E1線路接口
文件頁數(shù): 24/38頁
文件大小: 364K
代理商: AK61584
ASAHI KASEI
[AK61584]
0185-E-00 98/04
Arbitrary Waveform Registers
These registers are written multiple times to enter an
arbitrary waveform.
ARBITRARY WAVEFORM GENERATION
In additon to the predefined pulse shapes, the user can
create arbitrary pulse shapes using the host mode for
evaluation. Refer to the AK61584 Application Note.
POWER SUPPLY
The device operates from a single 3.3 Volt supply.
Separate pins for the various supplies provide internal
isolation. However, these pins should be connected ex-
ternally with the power supply pins de-coupled to their
respective grounds. The various ground pins must not be
more negative than AGND.
De-coupling and filtering of the power supplies is cru-
cial for the proper operation of the analog circuits. The
best way to configure the power supplies is to tie all
of the supply pins together at the chip. As shown in
Figure 1, a capacitor should be connected between
each supply and its respective ground. For the 1uF and
smaller capacitors, use mylar or ceramic capacitors and
place them as closely as possible to their respective
power supply pins. Wire-wrap bread boarding of
the line interface is not recommended because lead
resistance and inductance serve to defeat the func-
tion of the de-coupling capacitors. A 5kohm, 1%,
resistor should connect BGREF to ground.
JTAG BOUNDARY SCAN
JTAG boundary scan supports board testing. Using
boundary scan, the integrity of the digital paths between
ICs on a board can be verified. This verification
is supported by the ability to externally set the
signals on the AK61584's digital output pins, and to
externally read the signals present on the AK61584's
input pins.
As shown in Figure 16, the JTAG hardware consists of
data and instruction registers plus a Test Access
Port (TAP) controller. Control of the TAP is achieved
through signals applied to the Test Mode Select
(J_TMS) and Test Clock (J_TCK) input pins. Data is
shifted into the registers via the Test Data Input
(J_TDI) pin, and shifted out of the registers via the Test
Data Output (J_TDO) pin, again using J_TCK. The
Instruction register defines which data register is
included in the shift operation. Note that if J_TDI
is left floating, an internal pull-up resistor forces
the pin high.
JTAG Data Registers (DR)
The test data registers are: the Boundary-Scan
Regiser (BSR), and the Bypass Register (BR).
Boundary Scan Data Register
32bit Data Register(
Factory use only
)
Bypass Data Register
Instruction(shift) Register
output
Parallel latched
Parallel latched
output
TAP Controller
MUX
Digital output pins
Digital input pins
J-TDI
J-TCK
J-TMS
J-TDO
JTAG Block
Figure 16. JTAG Circuitry Block Diagram
相關PDF資料
PDF描述
AK6416A 16Kbit Serial CMOS EEPROM
AK6416AM 16Kbit Serial CMOS EEPROM
AK6416C 16Kbit Serial CMOS EEPROM
AK6416CH 16Kbit Serial CMOS EEPROM
AK6416CM 16Kbit Serial CMOS EEPROM
相關代理商/技術參數(shù)
參數(shù)描述
AK616-.5 功能描述:CABLE AUDIO CD-ROM 3-FOLD .5M RoHS:否 類別:電纜組件 >> 矩形 系列:- 標準包裝:1 系列:- 連接器類型:插頭至插頭 位置數(shù):30 行數(shù):2 間距 - 連接器:0.100"(2.54mm) 間距 - 線纜:0.050"(1.27mm) 長度:1.50'(457.20mm) 特點:電極標記 顏色:多色,帶狀 屏蔽:無屏蔽 使用:- 電纜端接:IDC 觸點表面涂層:金 觸點涂層厚度:30µin(0.76µm)
AK6161024D 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK6161024G 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:32,768 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK6161024S 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK6161024W 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory