參數(shù)資料
型號(hào)： ADV7324
廠商： Analog Devices, Inc.
英文描述： Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
中文描述： 多格式視頻編碼器216兆赫六噪聲整形的14位DAC
文件頁(yè)數(shù)： 65/92頁(yè)
文件大小： 992K
代理商： ADV7324
ADV7324
APPENDIX 1—COPY GENERATION MANAGEMENT SYSTEM
PS CGMS
Data Registers 2 to 0
[Subaddresses 0x21, 0x22, 0x23]
Rev. 0 | Page 65 of 92
525p
Using the vertical blanking interval 525p system, 525p CGMS
conforms to the CGMS-A EIA-J CPR1204-1 (March 1998)
transfer method of video identification information and to the
IEC61880 (1998) 525p/60 video system’s analog interface for the
video and accompanying data.
When PS CGMS is enabled [Subaddress 0x12, Bit 6 = 1], CGMS
data is inserted on Line 41. The 525p CGMS data registers are at
Address 0x21, Address 0x22, and Address 0x23.
625p
The 625p CGMS conforms to the IEC62375 (2004) 625p/50
video system’s analog interface for the video and accompanying
data using the vertical blanking interval.
When PS CGMS is enabled [Subaddress 0x12, Bit 6 = 1], CGMS
data is inserted on Line 43. The 625p CGMS data registers are at
Address 0x22 and Address 0x23.
HD CGMS
[Address 0x12, Bit 6]
The ADV7324 supports the copy generation management
system (CGMS) in HDTV mode (720p and 1080i) in
accordance with EIAJ CPR-1204-2.
The HD CGMS data registers are found at Address 0x021,
Address 0x22, and Address 0x23.
SD CGMS
Data Registers 2 to 0
[Subaddresses 0x59, 0x5A, 0x5B]
The ADV7324 supports the copy generation management
system (CGMS), conforming to the EIAJ CPR-1204 and
ARIB TR-B15 standards. CGMS data is transmitted on Line 20
of the odd fields and Line 283 of the even fields. Bit C/W05 and
Bit C/W06 control whether CGMS data is output on odd or
even fields. CGMS data can only be transmitted when the
ADV7324 is configured in NTSC mode. The CGMS data is
20 bits long. The CGMS data is preceded by a reference pulse of
the same amplitude and duration as a CGMS bit; see Figure 93.
720p System
CGMS data is applied to Line 24 of the luminance vertical
blanking interval.
1080i System
CGMS data is applied to Line 19 and Line 582 of the luminance
vertical blanking interval.
CGMS FUNCTIONALITY
If SD CGMS CRC [Address 0x59, Bit 4] or PS/HD CGMS CRC
[Subaddress 0x12, Bit 7] is set to Logic 1, the last six bits, C19 to
C14, which compose the 6-bit CRC check sequence, are
automatically calculated on the ADV7324. This calculation is
based on the lower 14 bits (C0 to C13) of the data in the data
registers and output with the remaining 14 bits to form the
complete 20 bits of the CGMS data. The calculation of the CRC
sequence is based on the polynomial x
6
+ x + 1 with a preset
value of 111111. If SD CGMS CRC [Address 0x59, Bit 4] and
PS/HD CGMS CRC [Address 0x12, Bit 7] are set to Logic 0, all
20 bits (C0 to C19) are output directly from the CGMS registers
(CRC must be manually calculated by the user).
相關(guān)PDF資料
PDF描述
ADV7324KSTZ Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7340 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340BSTZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340EBZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7324KSTZ 制造商:Analog Devices 功能描述:Video Encoder 64-Pin LQFP
ADV7330 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit Triple DAC Video Encoder
ADV73305502 制造商:LG Corporation 功能描述:FRAME ASSEMBLY
ADV73306701 制造商:LG Corporation 功能描述:Frame Assembly
ADV73306702 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*