- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7324 (Analog Devices, Inc.) Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7324 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| 中文描述： | 多格式視頻編碼器216兆赫六噪聲整形的14位DAC |
| 文件頁數(shù)： | 53/92頁 |
| 文件大?。?/td> | 992K |
| 代理商： | ADV7324 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADV7324
PROGRAMMABLE DAC GAIN CONTROL
DAC A, DAC B, and DAC C are controlled by Register 0A.
Rev. 0 | Page 53 of 92
DAC D, DAC E, and DAC F are controlled by Register 0B.
The I
2
C control registers will adjust the output signal gain up or
down from its absolute level.
CASE B
700mV
300mV
NEGATIVE GAIN PROGRAMMED IN
DAC OUTPUT LEVEL REGISTERS,
SUBADDRESSES 0x0A, 0x0B
CASE A
GAIN PROGRAMMED IN DAC OUTPUT LEVEL
REGISTERS, SUBADDRESSES 0x0A, 0x0B
700mV
300mV
0
Figure 69. Programmable DAC Gain—Positive and Negative Gain
In Case A, the video output signal is gained. The absolute level
of the sync tip and blanking level both increase with respect to
the reference video output signal. The overall gain of the signal
is increased from the reference signal.
In Case B, the video output signal is reduced. The absolute level
of the sync tip and blanking level both decrease with respect to
the reference video output signal. The overall gain of the signal
is reduced from the reference signal.
The range of this feature is specified for ±7.5% of the nominal
output from the DACs. For example, if the output current of the
DAC is 4.33 mA, the DAC tune feature can change this output
current from 4.008 mA (7.5%) to 4.658 mA (+7.5%).
The reset value of the vid_out_ctrl registers is 0x00; therefore,
nominal DAC current is output. Table 33 is an example of how
the output current of the DACs varies for a nominal 4.33 mA
output current.
Table 33. DAC Gain Control
Reg. 0x0A or
0x0B
0100 0000 (0x40)
0011 1111 (0x3F)
0011 1110 (0x3E)
...
...
0000 0010 (0x02)
0000 0001 (0x01)
0000 0000 (0x00)
DAC
Current
(mA)
4.658
4.653
4.648
...
...
4.43
4.38
4.33
% Gain
+7.5000%
+7.3820%
+7.3640%
...
...
+0.0360%
+0.0180%
+0.0000%
Note
(I
2
C Reset Value,
Nominal)
1111 1111 (0xFF)
1111 1110 (0xFE)
...
...
1100 0010 (0xC2)
1100 0001 (0xC1)
1100 0000 (0xC0)
4.25
4.23
...
...
4.018
4.013
4.008
0.0180%
0.0360%
...
...
7.3640%
7.3820%
7.5000%
GAMMA CORRECTION
[Subaddresses 0x24 to 0x37 for HD,
Subaddresses 0x66 to 0x79 for SD]
Gamma correction is available for SD and HD video. For each
standard, there are twenty 8-bit-wide registers. They are used to
program Gamma Correction Curve A and Gamma Correction
Curve B. HD Gamma Curve A is programmed at Address 0x24
to Address 0x2D, and HD Gamma Curve B is programmed at
Address 0x2E to Address 0x37. SD Gamma Curve A is
programmed at Address 0x66 to Address 0x6F, and SD Gamma
Curve B is programmed at Address 0x70 to Address 0x79.
Generally gamma correction is applied to compensate for the
nonlinear relationship between signal input and brightness level
output (as perceived on the CRT). It can also be applied
wherever nonlinear processing is used.
Gamma correction uses the function
(
)
γ
=
IN
OUT
Signal
Signal
where γ = gamma power factor.
Gamma correction is performed on the luma data only. The
user may choose either of two curves: Curve A or Curve B. At
any one time, only one of these curves can be used.
The response of the curve is programmed at 10 predefined
locations. By changing the values at these locations, the gamma
curve can be modified. Between these points, linear interpolation
is used to generate intermediate values. If the curve has a total
length of 256 points, the 10 locations are at 24, 32, 48, 64, 80, 96,
128, 160, 192, and 224. Locations 0, 16, 240, and 255 are fixed
and cannot be changed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7324KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7340 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7324KSTZ | 制造商:Analog Devices 功能描述:Video Encoder 64-Pin LQFP |
| ADV7330 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit Triple DAC Video Encoder |
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。