- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374047 > ADV7324 (Analog Devices, Inc.) Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7324 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| 中文描述： | 多格式視頻編碼器216兆赫六噪聲整形的14位DAC |
| 文件頁(yè)數(shù)： | 26/92頁(yè) |
| 文件大?。?/td> | 992K |
| 代理商： | ADV7324 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
ADV7324
Table 8. Registers 0x02 to 0x0F
SR7–
SR0
Register
0x02
Mode Register 0
Rev. 0 | Page 26 of 92
Bit Description
Reserved
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
Bit 0
0
Register Setting
Zero must be written to
these bits.
Disabled.
Enabled.
Disable manual RGB matrix
adjust.
Enable manual RGB matrix
adjust.
No sync.
Sync on all RGB outputs.
RGB component outputs.
YPrPb component outputs.
No sync output.
Output SD syncs on
S_HSYNC, S_VSYNC,
S_BLANK pins.
No sync output.
Output HD, ED, syncs on
S_HSYNC, S_VSYNC.
LSB for GY.
LSB for RV.
LSB for BU.
LSB for GV.
LSB for GU.
Bit 9 to Bit 2 for GY.
Bit 9 to Bit 2 for GU.
Bit 9 to Bit 2 for GV.
Bit 9 to Bit 2 for BU.
Bit 9 to Bit 2 for RV.
0%
Reset Value
0x20
Test Pattern Black Bar
Manual RGB Matrix
Adjust
0
0
1
0x11, Bit 2 must
also be enabled.
1
Sync on RGB
1
RGB/YPrPb Output
SD Sync
0
1
0
1
0
1
HD Sync
0
1
0x03
0x04
RGB Matrix 0
RGB Matrix 1
x
x
x
x
x
x
0
x
x
x
x
x
x
0
x
x
x
x
x
x
0
x
x
x
x
x
x
0
x
x
x
x
x
x
0
x
x
x
x
x
x
0
x
x
x
x
x
x
x
0
x
x
x
x
x
x
x
0
0x03
0xF0
0x4E
0x0E
0x24
0x92
0x7C
0x00
0x05
0x06
0x07
0x08
0x09
0x0A
RGB Matrix 2
RGB Matrix 3
RGB Matrix 4
RGB Matrix 5
RGB Matrix 6
DAC A, B, C
Output Level
2
Positive Gain to DAC
Output Voltage
Negative Gain to
DAC Output Voltage
Positive Gain to DAC
Output Voltage
Negative Gain to
DAC Output Voltage
Reserved
Reserved
0
0
0
0
1
0
0
0
1
1
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
1
1
0
0
1
0
…
1
0
0
+0.018%
+0.036%
…
+7.382%
+7.5%
7.5%
0x0B
DAC D, E, F
Output Level
1
1
1
0
1
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
1
1
0
1
0
…
1
0
7.382%
7.364%
…
0.018%
0%
0x00
0
0
0
0
1
0
0
0
1
1
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
1
1
0
0
1
0
…
1
0
0
+0.018%
+0.036%
…
+7.382%
+7.5%
7.5%
0x0C
3
0x0D
3
0x0E
0x0F
1
1
1
0
1
1
0
1
0
1
0
0
1
1
0
0
0
1
1
0
0
0
1
0
0
0
0
1
0
0
0
1
1
1
0
1
0
…
1
1
0
7.382%
7.364%
…
0.018%
0x00
0x00
0x00
0x00
1
For more detail, refer to Appendix 7.
2
For more detail on the programmable output levels, refer to the Programmable DAC Gain Control section.
3
The register setting value must be written after power-up/reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7324KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7340 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7324KSTZ | 制造商:Analog Devices 功能描述:Video Encoder 64-Pin LQFP |
| ADV7330 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit Triple DAC Video Encoder |
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。