![](http://datasheet.mmic.net.cn/310000/ADV7324_datasheet_16243978/ADV7324_2.png)
ADV7324
TABLE OF CONTENTS
Specifications.....................................................................................6
Rev. 0 | Page 2 of 92
Dynamic Specifications...............................................................7
Timing Specifications ..................................................................8
Timing Diagrams..............................................................................9
Absolute Maximum Ratings..........................................................16
Thermal Characteristics............................................................16
ESD Caution................................................................................16
Pin Configuration and Function Descriptions...........................17
Typical Performance Characteristics...........................................19
MPU Port Description...................................................................23
Register Access................................................................................25
Register Programming...............................................................25
Subaddress Registers (SR7 to SR0)...........................................25
Input Configuration.......................................................................38
SD Only........................................................................................38
PS Only or HDTV Only............................................................38
Simultaneous SD/PS or SD/HDTV..........................................38
PS at 27 MHz (Dual Edge) or 54 MHz....................................39
Features............................................................................................41
Output Configuration................................................................41
HD Async Timing Mode...........................................................42
HD Timing Reset........................................................................43
SD Real-Time Control, Subcarrier Reset, and
Timing Reset...............................................................................43
Reset Sequence............................................................................45
SD VCR FF/RW Sync.................................................................45
Vertical Blanking Interval .........................................................46
Subcarrier Frequency Registers................................................46
Square Pixel Timing Mode........................................................47
Filters............................................................................................48
Color Controls and RGB Matrix..............................................49
Programmable DAC Gain Control..........................................53
Gamma Correction.................................................................... 53
HD Sharpness Filter and Adaptive Filter Controls................ 55
HD Sharpness Filter and Adaptive Filter
Application Examples................................................................ 56
SD Digital Noise Reduction...................................................... 57
Coring Gain Border................................................................... 58
Coring Gain Data....................................................................... 58
DNR Threshold.......................................................................... 58
Border Area................................................................................. 58
Block Size Control...................................................................... 58
DNR Input Select Control......................................................... 58
DNR Mode Control................................................................... 59
Block Offset Control.................................................................. 59
SD Active Video Edge................................................................ 59
SAV/EAV Step-Edge Control ................................................... 59
Hsync/Vsync Output Control.................................................. 61
Board Design and Layout.............................................................. 62
DAC Termination and Layout Considerations...................... 62
Video Output Buffer and Optional Output Filter.................. 62
PCB Board Layout...................................................................... 63
Appendix 1—Copy Generation Management System .............. 65
PS CGMS..................................................................................... 65
HD CGMS................................................................................... 65
SD CGMS.................................................................................... 65
CGMS Functionality.................................................................. 65
Appendix 2—SD Wide-Screen Signaling.................................... 68
Appendix 3—SD Closed Captioning........................................... 70
Appendix 4—Test Patterns............................................................ 71
Appendix 5—SD Timing Modes.................................................. 74
Mode 0 (CCIR-656)—Slave Option
(Timing Register 0 TR0 = X X X X X 0 0 0)........................... 74
Mode 0 (CCIR-656)—Master Option
(Timing Register 0 TR0 = X X X X X 0 0 1)........................... 75