- 您現在的位置：買賣IC網 > PDF目錄16821 > AD9957/PCBZ (Analog Devices Inc)BOARD EVAL AD9957 QUADRATURE MOD PDF資料下載
參數資料
| 型號： | AD9957/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 55/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL AD9957 QUADRATURE MOD |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設計資源： | AD9957 Eval Brd Schematic AD9957 BOM AD9957 Gerber Files |
| 標準包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計時：DDS 調制器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9957 |
| 主要屬性： | 14 位數模轉換器，32 位調節(jié)字寬 |
| 次要屬性： | 1GHz 圖形用戶界面 |
| 已供物品： | 板，軟件 |
| 產品目錄頁面： | 552 (CN2011-ZH PDF) |
| 相關產品： | AD9957BSVZ-ND - IC DDS 1GSPS 14BIT IQ 100TQFP AD9957BSVZ-REEL-ND - IC DDS 1GSPS 14BIT IQ 100TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9957
Rev. C | Page 59 of 64
RAM Segment Register 1
Address 0x06, six bytes are assigned to this register. This register is only active if CFR1<31> = 1 and there is a Logic 1 to Logic 0 transition
on the RT pin.
Table 24. Bit Descriptions for RAM Segment Register 1
Bit(s)
Mnemonic
Description
47:32
RAM Address Step
Rate 1
This 16-bit number controls the rate at which the RAM state machine steps through the specified RAM
address range.
31:22
RAM End Address 1
This 10-bit number identifies the ending address for the RAM state machine.
21:16
Open
15:6
RAM Start Address 1
This 10-bit number identifies the starting address for the RAM state machine.
5:3
Open
2:0
RAM Playback Mode 1
This 3-bit number identifies the playback mode for the RAM state machine (see Table 5).
Amplitude Scale Factor (ASF) Register
Address 0x09, four bytes are assigned to this register. This register is only active if CFR1<9> = 1.
Table 25. Bit Descriptions for ASF Register
Bit(s)
Mnemonic
Description
31:16
Amplitude Ramp Rate
Ineffective unless CFR1<8> = 1. This 16-bit number controls the rate at which the OSK controller
updates amplitude changes to the DDS.
15:2
Amplitude Scale Factor
If CFR1<8> = 0 and CFR1<23> = 0, then this 14-bit number is the amplitude scale factor for the DDS.
If CFR1<8> = 0 and CFR1<23> = 1, then this 14-bit number is the amplitude scale factor for the DDS
when the OSK pin is Logic 1.
If CFR1<8> = 1, then this 14-bit number sets a ceiling on the maximum allowable amplitude scale factor
for the DDS.
1:0
Amplitude Step Size
Ineffective unless CFR1<8> = 1. This 2-bit number controls the step size for amplitude changes to the
DDS (see Table 9).
Multichip Sync Register
Address 0x0A, four bytes are assigned to this register.
Table 26. Bit Descriptions for the Multichip Sync Register
Bit(s)
Mnemonic
Description
31:28
Sync Validation Delay
Default is 0000b. This 4-bit number sets the timing skew (in ~75 ps increments) between SYSCLK and
the delayed sync-in signal for the synchronization validation block in the synchronization receiver.
27
Sync Receiver Enable
0: synchronization clock receiver disabled (default).
1: synchronization clock receiver enabled.
26
Sync Generator Enable
0: synchronization clock generator disabled (default).
1: synchronization clock generator enabled.
25
Sync Generator Polarity
0: synchronization clock generator coincident with the rising edge of the system clock (default).
1: synchronization clock generator coincident with the falling edge of the system clock.
24
Open
23:18
Sync State Preset Value
Default is 000000b. This 6-bit number is the state that the internal clock generator assumes when it
receives a sync pulse.
17:16
Open
15:11
Sync Generator Delay
Default is 00000b. This 5-bit number sets the output delay (in ~75 ps increments) of the synchronization
generator.
10:8
Open
7:3
Sync Receiver Delay
Default is 00000b. This 5-bit number sets the delay input delay (in ~75 ps increments) of the
synchronization receiver.
2:0
Open
相關PDF資料 |
PDF描述 |
|---|---|
| GCA22DRMD-S288 | CONN EDGECARD 44POS .125 EXTEND |
| AD9959/PCBZ | BOARD EVALUATION FOR AD9959 |
| ECM12DTKT-S288 | CONN EDGECARD 24POS .156 EXTEND |
| ATWEBDVK-02RC | KIT DEV TCP/IP AT89C51RD2 REMOTE |
| KSZ8862-10FL-EVAL | BOARD EVALUATION KSZ8862-10FL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9958 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs |
| AD9958 PCB | 制造商:Analog Devices 功能描述:EVAL BOARD ((NS)) |
| AD9958/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS |
| AD9958/PCBZ | 功能描述:BOARD EVALUATION FOR AD9958 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9958/PCBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD9958 DIRECT DIGITAL SYNTHE |
發(fā)布緊急采購，3分鐘左右您將得到回復。