參數(shù)資料
型號(hào): AD9549A/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 63/76頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9549A
設(shè)計(jì)資源: AD9549 Schematics
AD9549 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9549A
主要屬性: 8 kHz ~ 750 MHz 輸入
次要屬性: 差分輸出
已供物品:
AD9549
Rev. D | Page 66 of 76
Register 0x030C—Control
Table 81.
Bits
Bit Name
Description
7
Enable REFA LOR
The REFA LOR limits are set up in Registers 0x031E to Register 0x031F.
6
Enable REFA OOL
The REFA OOL limits are set up in Register 0x0322 to Register 0x032B.
5
Enable REFB LOR
The REFB LOR limits are set up in Register 0x0320 to Register 0x0321.
4
Enable REFB OOL
The REFB OOL limits are set up in Register 0x032C to Register 0x0335.
[3:2]
Reserved
Reserved.
1
Enable phase lock detector
Register 0x0314 to Register 0x0318 must be set up to use this (see the Phase Lock Detection section).
0
Enable frequency lock detector
Register 0x0319 must be set up to use this. See the Frequency Lock Detection section.
Register 0x030D—Reserved
Register 0x030E—HFTW (Read Only)
Table 82.
Bits
Bit Name
Description
[7:0]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x030F—HFTW (Read Only) (Continued)
Table 83.
Bits
Bit Name
Description
[15:8]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0310—HFTW (Read Only) (Continued)
Table 84.
Bits
Bit Name
Description
[23:16]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0311—HFTW (Read Only) (Continued)
Table 85.
Bits
Bit Name
Description
[31:24]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0312—HFTW (Read Only) (Continued)
Table 86.
Bits
Bit Name
Description
[39:32]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0313—HFTW (Read Only) (Continued)
Table 87.
Bits
Bit Name
Description
[47:40]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
相關(guān)PDF資料
PDF描述
ESC05DRTS-S734 CONN EDGECARD 10POS DIP .100 SLD
MAX6250BEPA+ IC VREF SERIES BURIED ZNR 8-PDIP
MAX6133A30+T IC VREF SERIES PREC 3V 8-UMAX
MAX6133A41+T IC VREF SERIES PREC 4.096V 8UMAX
MAX6133A50+T IC VREF SERIES PREC 5V 8-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9550 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications