參數(shù)資料
型號(hào)： AD9549A/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/76頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9549A
設(shè)計(jì)資源： AD9549 Schematics
AD9549 Gerber Files
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9549A
主要屬性： 8 kHz ~ 750 MHz 輸入
次要屬性： 差分輸出
已供物品： 板
AD9549
Rev. D | Page 10 of 76
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
NC
A
V
DD
P
F
D_V
RB
P
F
D_V
RT
P
F
D_RS
E
T
A
V
DD
A
V
DD
A
V
DD
A
V
DD
SYSC
L
K
SYSC
L
K
B
A
V
DD
A
V
DD
LOOP
_
FI
L
T
ER
CL
KM
O
DE
S
E
L
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
S
CL
K
S
DI
O
S
DO
CS
B
IO
_UP
D
A
TE
R
ESET
P
W
RDO
W
N
H
OLD
OV
E
R
EF
SEL
EC
T
S4
S3
A
V
DD
A
VSS
DAC_O
UT
B
DAC_O
UT
A
V
DD3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DVDD_I/O
DVSS
DVDD
DVSS
DVDD
DVSS
DVDD
DVSS
S1
S2
AVDD
REFA_IN
REFA_INB
AVDD3
REFB_IN
REFB_INB
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED THERMAL DIE ON THE BOTTOM OF THE PACKAGE PROVIDES
THE ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE
CONNECTED TO GROUND FOR PROPER OPERATION.
DAC_RSET
AVDD3
AVDD
AVSS
AVDD
FDBK_IN
FDBK_INB
AVSS
OUT_CMOS
AVDD3
AVDD
OUT
OUTB
AVSS
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
06744-
002
AD9549
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
1
I
Power
DVDD_I/O
I/O Digital Supply.
2, 4, 6, 8
I
Power
DVSS
Digital Ground. Connect to ground.
3, 5, 7
I
Power
DVDD
Digital Supply.
9, 10, 54, 55
I/O
3.3 V CMOS
S1, S2, S3, S4
Configurable I/O Pins. These pins are configured under program control (see
the Status and Warnings section) and do not have internal pull-up/pull-down
resistors.
11, 19, 23 to
26, 29, 30, 36,
42, 44, 45, 53
I
Power
AVDD
Analog Supply. Connect to a nominal 1.8 V supply.
12
I
Differential
input
REFA_IN
Frequency/Phase Reference A Input. This internally biased input is typically
ac-coupled and, when configured as such, can accept any differential signal
with single-ended swing between 0.4 V and 3.3 V. If dc-coupled, LVPECL or
CMOS input is preferred.
13
I
Differential
input
REFA_INB
Complementary Frequency/Phase Reference A Input. Complementary signal
to the input provided on Pin 12. If using a single-ended, dc-coupled CMOS
signal into REFA_IN, bypass this pin to ground with a 0.01 μF capacitor.
14, 46, 47, 49
I
Power
AVDD3
Analog Supply. Connect to a nominal 3.3 V supply.
15
I
Differential
input
REFB_IN
Frequency/Phase Reference B Input. This internally biased input is typically
ac-coupled and, when configured as such, can accept any differential signal
with single-ended swing between 0.4 V and 3.3 V. If dc-coupled, LVPECL or
CMOS input is preferred.
16
I
Differential
input
REFB_INB
Complementary Frequency/Phase Reference B Input. Complementary signal
to the input provided on Pin 15. If using a single-ended, dc-coupled CMOS
signal into REFB_IN, bypass this pin to ground with a 0.01 μF capacitor.
17, 18
NC
No Connect. These are excess, unused pins that can be left floating.
相關(guān)PDF資料
PDF描述
ESC05DRTS-S734 CONN EDGECARD 10POS DIP .100 SLD
MAX6250BEPA+ IC VREF SERIES BURIED ZNR 8-PDIP
MAX6133A30+T IC VREF SERIES PREC 3V 8-UMAX
MAX6133A41+T IC VREF SERIES PREC 4.096V 8UMAX
MAX6133A50+T IC VREF SERIES PREC 5V 8-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9550 制造商:AD 制造商全稱:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*