參數(shù)資料
型號: AD9549A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 6/76頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9549A
設(shè)計資源: AD9549 Schematics
AD9549 Gerber Files
標準包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9549A
主要屬性: 8 kHz ~ 750 MHz 輸入
次要屬性: 差分輸出
已供物品:
AD9549
Rev. D | Page 14 of 76
06744-
009
10
30
50
70
90
SYSTEM CLOCK PLL INPUT FREQUENCY (MHz)
2.0
1.5
1.0
0.5
0
12kHz
T
O
20M
Hz
RM
S
JI
T
E
R
(
p
s)
Figure 9. 12 kHz to 20 MHz RMS Jitter vs. System Clock PLL Input Frequency,
SYSCLK = 1 GHz, fREF = 19.44 MHz, fOUT = 155.52 MHz
06744-
010
10
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
–70
–80
–90
–100
–110
–120
–130
–140
–150
PH
A
SE
N
O
ISE
(d
B
c
/H
z)
RMS JITTER (12kHz TO 20MHz): 1.26ps
RMS JITTER (50kHz TO 80MHz): 1.30ps
Figure 10. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz
(SYSCLK PLL Enabled and Driven by a 25 MHz Fox Crystal Oscillator),
fREF = 19.44 MHz, fOUT = 155.52 MHz, DPLL Loop BW = 1 kHz
06744-
011
10
100
1k
10k
100k
1M
10M
FREQUENCY OFFSET (Hz)
–70
–80
–90
–100
–110
–120
–130
–140
–150
PH
A
SE
N
O
ISE
(d
B
c
/H
z)
RMS JITTER (12kHz TO 20MHz): 4.2ps
Figure 11. Additive Phase Noise at HSTL Output Driver, SYSCLK = 500 MHz
(SYSCLK PLL Disabled), fREF = 10.24 MHz, fOUT = 20.48 MHz,
DPLL Loop BW = 1 kHz
相關(guān)PDF資料
PDF描述
ESC05DRTS-S734 CONN EDGECARD 10POS DIP .100 SLD
MAX6250BEPA+ IC VREF SERIES BURIED ZNR 8-PDIP
MAX6133A30+T IC VREF SERIES PREC 3V 8-UMAX
MAX6133A41+T IC VREF SERIES PREC 4.096V 8UMAX
MAX6133A50+T IC VREF SERIES PREC 5V 8-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9550 制造商:AD 制造商全稱:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications