參數(shù)資料
型號： AD9549A/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 59/76頁
文件大小： 0K
描述： BOARD EVALUATION FOR AD9549A
設計資源： AD9549 Schematics
AD9549 Gerber Files
標準包裝： 1
主要目的： 計時，時鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9549A
主要屬性： 8 kHz ~ 750 MHz 輸入
次要屬性： 差分輸出
已供物品： 板
AD9549
Rev. D | Page 62 of 76
Register 0x01AC to Register 0x01AD—Phase
Table 66.
Bits
Bit Name
Description
[7:0]
DDS phase word
Allows user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register
0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase
discontinuity may occur as the phase passes through 45° intervals. Active only when the loop is not closed.
Register 0x01AD—Phase (Continued)
Table 67.
Bits
Bit Name
Description
[15:8]
DDS phase word
Allows user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register
0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase
discontinuity may occur as the phase passes through 45° intervals. Active only when the loop is not closed.
REFERENCE SELECTOR/HOLDOVER (REGISTER 0x01C0 TO REGISTER 0x01C3)
Register 0x01C0—Automatic Control
Table 68.
Bits
Bit Name
Description
4
Holdover mode
This bit determines which frequency tuning word (FTW) is used in holdover mode.
0 = use last FTW at time of holdover.
1 = use averaged FTW at time of holdover, which is the recommended setting. The number of averages
used is set in Register 0x01C2.
3
Reserved
Reserved.
2
Automatic selector
Setting this bit permits state machine to switch the active reference clock input.
1
Automatic recover
Setting this bit permits state machine to leave holdover mode.
0
Automatic holdover
Setting this bit permits state machine to enter holdover (free-run) mode.
Register 0x01C1—Override
Table 69.
Bits
Bit Name
Description
4
Enable line card mode
Enables line card mode of reference switch MUX, which eliminates the possibility of a runt pulse during
3
Enable ref input
override
Setting this bit disables automatic reference switchover, and allows user to switch references manually
via Bit 2 of this register. Setting this bit overrides the REFSELECT pin.
2
REF_AB
This bit selects the input when Bit 3 of this register is set.
0 = REFA.
1
Enable holdover
override
Setting this bit disables automatic holdover and allows user to enter/exit holdover manually via Bit 0
(see the description for Bit 0). Setting this bit overrides the HOLDOVER pin.
0
Holdover on/off
This bit controls the status of holdover when Bit 1 of this register is set.
Register 0x01C2—Averaging Window
Table 70.
Bits
Bit Name
Description
[3:0]
FTW windowed
average size
This register sets the number of FTWs (frequency tuning words) that are used for calculating the average
FTW. Bit 4 in Register 0x01C0 enables this feature. An average size of at least 32,000 is recommended for
most applications. The number of averages equals 2(FTWWindowed Average Size [3:0]). These samples are taken at
the rate of (fs/2PIO).
相關PDF資料
PDF描述
ESC05DRTS-S734 CONN EDGECARD 10POS DIP .100 SLD
MAX6250BEPA+ IC VREF SERIES BURIED ZNR 8-PDIP
MAX6133A30+T IC VREF SERIES PREC 3V 8-UMAX
MAX6133A41+T IC VREF SERIES PREC 4.096V 8UMAX
MAX6133A50+T IC VREF SERIES PREC 5V 8-UMAX
相關代理商/技術參數(shù)
參數(shù)描述
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9550 制造商:AD 制造商全稱:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*