參數(shù)資料
型號： AD9549A/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 62/76頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9549A
設(shè)計資源： AD9549 Schematics
AD9549 Gerber Files
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，時鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9549A
主要屬性： 8 kHz ~ 750 MHz 輸入
次要屬性： 差分輸出
已供物品： 板
AD9549
Rev. D | Page 65 of 76
Register 0x0305—IRQ Mask (Continued)
Table 77.
Bits
Bit Name
Description
4
Frequency estimator done
Trigger IRQ when the frequency estimator is done.
3
Phase unlock
Trigger IRQ on falling edge of phase lock signal.
2
Phase lock
Trigger IRQ on rising edge of phase lock signal.
1
Frequency unlock
Trigger IRQ on falling edge of frequency lock signal.
0
Frequency lock
Trigger IRQ on rising edge of frequency lock signal.
Register 0x0306—IRQ Mask (Continued)
Table 78.
Bits
Bit Name
Description
[7:6]
Reserved
Reserved.
5
REFA valid
Trigger IRQ on rising edge of Reference A’s valid.
4
!REFA valid
Trigger IRQ on falling edge of Reference A’s valid.
3
REFA LOR
Trigger IRQ on rising edge of Reference A’s LOR.
2
!REFA LOR
Trigger IRQ on falling edge of Reference A’s LOR.
1
REFA OOL
Trigger IRQ on rising edge of Reference A’s OOL.
0
!REFA OOL
Trigger IRQ on falling edge of Reference A’s OOL.
Register 0x0307—IRQ Mask (Continued)
Table 79.
Bits
Bit Name
Description
[7:6]
Reserved
Reserved.
5
REFB valid
Trigger IRQ on rising edge of Reference B’s valid.
4
!REFB valid
Trigger IRQ on falling edge of Reference B’s valid.
3
REFB LOR
Trigger IRQ on rising edge of Reference B’s LOR.
2
!REFB LOR
Trigger IRQ on falling edge of Reference B’s LOR.
1
REFB OOL
Trigger IRQ on rising edge of Reference B’s OOL.
0
!REFB OOL
Trigger IRQ on falling edge of Reference B’s OOL.
Register0x0308—S1 Pin Configuration
See the Status and Warnings section. The choice of input for a given pin must be all REFA or all REFB and not a combination of both.
Table 80.
Bits
Bit Name
Description
7
REF?
Choose either REFA (0) or REFB (1) for use with Bits [4:6].
6
REF? LOR
Select either REFA (0) or REFB (1) LOR signal for output on this pin.
5
REF? OOL
Select either REFA (0) or REFB (1) OOL signal for output on this pin.
4
REF? not valid
Select either REFA (0) or REFB (1). Not Valid signal for output on this pin.
3
Phase lock
Select phase lock signal for output on this pin.
2
Frequency lock
Select frequency lock signal for output on this pin.
1
Reserved
Reserved.
0
IRQ
Select IRQ signal for output on this pin.
Register 0x0309—S2 Pin Configuration
Same as Register 0x0308, except applies to Pin S2. See Table 80.
Register 0x030A—S3 Pin Configuration
Same as Register 0x0308, except applies to Pin S3. See Table 80.
Register 0x030B—S4 Pin Configuration
Same as Register 0x0308, except applies to Pin S4. See Table 80.
相關(guān)PDF資料
PDF描述
ESC05DRTS-S734 CONN EDGECARD 10POS DIP .100 SLD
MAX6250BEPA+ IC VREF SERIES BURIED ZNR 8-PDIP
MAX6133A30+T IC VREF SERIES PREC 3V 8-UMAX
MAX6133A41+T IC VREF SERIES PREC 4.096V 8UMAX
MAX6133A50+T IC VREF SERIES PREC 5V 8-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9550 制造商:AD 制造商全稱:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*