- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF資料下載
參數(shù)資料
| 型號： | AD9549A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 45/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 設計資源： | AD9549 Schematics AD9549 Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要屬性： | 8 kHz ~ 750 MHz 輸入 |
| 次要屬性： | 差分輸出 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9549
Rev. D | Page 5 of 76
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK INPUT
System clock inputs should always be ac-
coupled (both single-ended and differential)
SYSCLK PLL Bypassed
Input Capacitance
1.5
pF
Single-ended, each pin
Input Resistance
2.4
2.6
2.8
k
Differential
Internally Generated DC Bias Voltage2
0.93
1.17
1.38
V
Differential Input Voltage Swing3
632
mV p-p
0 dBm into 50
SYSCLK PLL Enabled
Input Capacitance
3
pF
Single-ended, each pin
Input Resistance
2.4
2.6
2.8
k
Differential
Internally Generated DC Bias Voltage2
0.93
1.17
1.38
V
Differential Input Voltage Swing3
632
mV p-p
0 dBm into 50
Crystal Resonator with SYSCLK PLL Enabled
Motional Resistance
9
100
25 MHz, 3.2 mm × 2.5 mm AT cut
CLOCK OUTPUT DRIVERS
HSTL Output Driver
Differential Output Voltage Swing
1080
1280
1480
mV
Output driver static; see
Figure 12 for output
swing vs. frequency
Common-Mode Output Voltage2
0.7
0.88
1.06
V
CMOS Output Driver
Output driver static; see
Figure 14 for output swing vs. frequency
Output Voltage High (VOH)
2.7
V
IOH = 1 mA, (Pin 37) = 3.3 V
Output Voltage Low (VOL)
0.4
V
IOL = 1 mA, (Pin 37) = 3.3 V
Output Voltage High (VOH)
1.4
V
IOH = 1 mA, (Pin 37) = 1.8 V
Output Voltage Low (VOL)
0.4
V
IOL = 1 mA, (Pin 37) = 1.8 V
TOTAL POWER DISSIPATION
All Blocks Running4
1060
1310
mW
Worst case over supply, temperature, process
Power-Down Mode
24
70
mW
Using either the power-down and enable
register (Register 0x0010) or the PWRDOWN pin
Digital Power-Down Mode
565
713
mW
Default with SYSCLK PLL Enabled
955
mW
After reset or power-up with fS = 1 GHz,
S4 = 0, S1 to S3 = 1, fSYSCLK = 25 MHz
Default with SYSCLK PLL Disabled
945
1115
mW
After reset or power-up with fS = 1 GHz,
S1 to S4 = 1
With REFA or REFB Power-Down
1105
mW
One reference still powered up
With HSTL Clock Driver Power-Down
1095
mW
With CMOS Clock Driver Power-Down
1107
mW
1 Must be
≤0 V relative to AVDD3 (Pin 14) and ≥0 V relative to AVSS (Pin 33, Pin 43).
2 Relative to AVSS (Pin 33, Pin 43).
3 Must be
≤0 V relative to AVDD (Pin 36) and ≥0 V relative to AVSS (Pin 33, Pin 43).
4 Typical measurement done with only REFA and HSTL output doubler turned off.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復。