- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8959 > AD9146BCPZ (Analog Devices Inc)IC DAC 16BIT SRL DUAL 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9146BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 38/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SRL DUAL 48LFCSP |
| 標準包裝： | 1 |
| 系列： | TxDAC+® |
| 設置時間： | 20ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-WQ（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 1.23G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9146
Rev. A | Page 43 of 56
DEVICE POWER MANAGEMENT
POWER DISSIPATION
The AD9146 has three supply rails: AVDD33, DVDD18, and
CVDD18.
The AVDD33 supply powers the DAC core circuitry. The power
dissipation of the AVDD33 supply rail is independent of the digital
operating mode and sample rate. The current drawn from the
AVDD33 supply rail is typically 54 mA (188 mW) when the full-
scale current of the I and Q DACs is set to the nominal value of
20 mA. Changing the full-scale current directly affects the supply
current drawn from the AVDD33 rail. For example, if the full-scale
current of the I DAC and the Q DAC is changed to 10 mA, the
AVDD33 supply current drops by 20 mA to 34 mA.
The DVDD18 supply powers all of the digital signal processing
blocks of the device. The serial port I/O pins, the RESET pin,
and the IRQ pin are also supplied from the DVDD18 power
supply. The power consumption from this supply is a function
of which digital blocks are enabled and the frequency at which
the device is operating.
The CVDD18 supply powers the clock receiver and clock distri-
bution circuitry. The power consumption from this supply varies
directly with the operating frequency of the device. CVDD18 also
powers the PLL. The power dissipation of the PLL is typically
80 mA when enabled.
Figure 59 through Figure 61 show the power dissipation of
the AD9146 under a variety of operating conditions. All of the
graphs were taken with data being supplied to both the I and Q
DACs. The power consumption of the device does not vary
significantly with changes in the coarse modulation mode selected
or with the analog output frequency. Figure 59 shows the total
power dissipation. Figure 60 and Figure 61 show the power
dissipation of the DVDD18 and CVDD18 supplies.
Maximum power dissipation can be estimated to be 20% higher
than the typical power dissipation.
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
0
20 40 60 80 100 120 140 160 180 200 220 240 260 280 300
PO
W
ER
D
ISSI
PA
TION
(
W)
fDATA (MSPS)
09691-
100
4× INTERPOLATION
2× INTERPOLATION
Figure 59. Total Power Dissipation vs. fDATA Without PLL and Inverse Sinc
0
20 40 60 80 100 120 140 160 180 200 220 240 260 280 300
fDATA (MSPS)
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
PO
W
ER
D
ISSI
PA
TION
(
W)
09691-
101
4× INTERPOLATION
2× INTERPOLATION
Figure 60. DVDD18 Power Dissipation vs. fDATA Without Inverse Sinc
0
20 40 60 80 100 120 140 160 180 200 220 240 260 280 300
fDATA (MSPS)
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
PO
W
ER
D
ISSI
PA
TION
(
W)
09691-
102
4× INTERPOLATION
2× INTERPOLATION
Figure 61. CVDD18 Power Dissipation vs. fDATA with PLL Disabled
Tx ENABLE
The Tx enable feature provides additional power management
techniques that can be implemented in system applications. The
TXENABLE pin, when taken to a logic low, stops the trans-
mission of data from the part and clamps the outputs to midscale.
In addition, various portions of the DAC can be powered down
while the pin is held low, depending on the power saving require-
ments of the system and the amount of wake-up time required
when the pin is brought high.
Register 0x02 contains the bit controls to power down these
individual blocks: DAC cores, FIFO, interpolation filters, PLL,
and the internal reference. Depending on the power-down bits
selected, the necessary wake-up time and reprogramming of the
DAC may vary.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTC02R-36-5P | CONN RCPT 4POS BOX MNT W/PINS |
| VE-2TY-MX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| MS27508E24B4PC | CONN RCPT 56POS BOX MNT W/PINS |
| VE-2TY-MW-F2 | CONVERTER MOD DC/DC 3.3V 66W |
| MS27508E24B4PB | CONN RCPT 56POS BOX MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9146BCPZRL | 功能描述:IC DAC 16BIT SRL DUAL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9146-EBZ | 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits) |
| AD9146-M5375-EBZ | 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9148 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148ARUZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。