- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1888 > AD14060LBF-4 (Analog Devices Inc)IC DSP CMOS 32BIT 308CQFP PDF資料下載
參數(shù)資料
| 型號： | AD14060LBF-4 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 32/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CMOS 32BIT 308CQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標準包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | 主機接口，連接端口，串行端口 |
| 時鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 2MB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 308-CBQFP |
| 供應(yīng)商設(shè)備封裝： | 308-CQFP（52x52） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD14060/AD14060L
Rev. B | Page 38 of 48
LINK PORT I/O
Each individual SHARC features six 4-bit link ports that
facilitate SHARC-to-SHARC communication and external I/O
interfacing. Each link port can be configured for either 1× or 2×
operation, allowing each to transfer either four or eight bits
per cycle.
The link ports can operate independently and simultaneously,
with a maximum bandwidth of 40 MBytes/s each, or a total of
240 MBytes/s per SHARC.
The AD14060/AD14060L optimizes the link port connections
internally, and brings a total of 12 of the link ports off-module
for user-defined system connections. Internally, each SHARC
has a connection to the other three SHARCs with a dedicated
link port interface. Thus, each SHARC can directly interface
with its nearest and next-nearest neighbor. The remaining three
link ports from each SHARC are brought out independently
from each SHARC. A maximum of 480 MBytes/s link port
bandwidth is then available off of the AD14060/AD14060L.
The link port connections are shown in Figure 25.
SHARC_A
SHARC_B
SHARC_D
SHARC_C
1
3
4
1
3
4
55
2
0
55
2
1
3
4
1
3
4
0
00667-006
Figure 25. Link Port Connections
Link Port 4, the boot-link port, is brought off independently
from each SHARC. Individual booting is then allowed, or
chained link-port booting is possible, as described in the
Multiprocessor Link-Port Booting section.
Link port data is packed into 32-bit or 48-bit words, and can be
directly read by the SHARC core processor or DMA transferred
to on-SHARC memory.
Each link port has its own double-buffered input and output
registers. Clock/acknowledge handshaking controls link port
transfers. Transfers are programmable as either transmit or
receive.
SERIAL PORTS
The SHARC serial ports provide an inexpensive interface to a
wide variety of digital and mixed-signal peripheral devices.
Each SHARC has two serial ports. The AD14060/AD14060L
provides direct access to Serial Port 1 of each SHARC. Serial
Port 0 is bused in common to each SHARC, and brought off-
module.
The serial ports can operate at the full clock rate of the module,
providing each with a maximum data rate of 40 Mbit/s.
Independent transmit and receive functions provide more
flexible communications. Serial port data can be automatically
transferred to and from on-SHARC memory via DMA, and
each of the serial ports offers time-division-multiplexed (TDM)
multichannel mode.
The serial ports can operate with little-endian or big-endian
transmission formats, with word lengths selectable from 3 bits
to 32 bits. They offer selectable synchronization and transmit
modes as well as optional -law or A-law companding. Serial
port clocks and frame syncs can be internally or externally
generated.
PROGRAM BOOTING
The AD14060/AD14060L supports automatic downloading of
programs following power-up or a software reset. The SHARC
offers the following options for program booting:
From an 8-bit EPROM
From a host processor
Through the link ports
No boot
In no-boot mode, the SHARC starts executing instructions
from Address 0x0040 0004 in external memory. The boot mode
is selected by the state of the following signals: BMS, EBOOT,
and LBOOT.
On the AD14060/AD14060L, SHARC_A’s boot mode is sepa-
rately controlled, while SHARC_B, C, and D are controlled as a
group. With this flexibility, the AD14060/AD14060L can be
configured to boot using any of the following methods.
Multiprocessor Host Booting
To boot multiple ADSP-21060 processors from a host, each
ADSP-21060 must have its EBOOT, LBOOT, and BMS pins
configured for host booting: EBOOT = 0, LBOOT = 0, and
BMS = 1. After system power-up, each ADSP-21060 is in the
idle state and the BRx bus request lines are de-asserted. The
host must assert the HBR input and boot each ADSP-21060 by
asserting its CS pin and downloading instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1833AASTZ-REEL | IC DAC AUDIO 24BIT 6CH 48LQFP |
| AD1835AASZ | IC CODEC 2ADC/8DAC 24BIT 52-MQFP |
| AD1836ACSZ | IC CODEC 4ADC/6DAC 24 BIT 52MQFP |
| AD1838AASZ | IC CODEC 2ADC/6DAC 24 BIT 52MQFP |
| AD1851RZ-J | IC DAC AUDIO FASTSET 16B 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD14160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160KB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。