參數(shù)資料
型號(hào): AD14060LBF-4
廠商: Analog Devices Inc
文件頁數(shù): 15/48頁
文件大?。?/td> 0K
描述: IC DSP CMOS 32BIT 308CQFP
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 40MHz
非易失內(nèi)存: 外部
芯片上RAM: 2MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 308-CBQFP
供應(yīng)商設(shè)備封裝: 308-CQFP(52x52)
包裝: 托盤
AD14060/AD14060L
Rev. B | Page 22 of 48
CLKIN
LCLK
LDAT(3:0)
LACK
LCLK 1x
OR
LCLK 2x
CLKIN
LDAT(3:0)
LACK (IN)
LCLK 1x
OR
LCLK 2x
LDAT(3:0)
LACK (OUT)
THE
tSLACH REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE TRANSMITTED.
CLKIN
LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.
CLKIN
LCLK
LACK
LAST NIBBLE
TRANSMITTED
FIRST NIBBLE
TRANSMITTED
LCLK INACTIVE
(HIGH)
OUT
IN
LACK GOES LOW ONLY AFTER THE SECOND NIBBLE IS RECEIVED.
tDLCLK
tHLDCL
tENDLK
tSLCK
tDLAHC
tDLALC
tLCLKTWH
tHLDCH
tLCLKTWL
tDLDCH
tSLDCL
tTDLK
tHLCK
tLCLKRWH
tLCLKRWL
tSLACH
tHLACH
tDLACLK
tLCLKIW
LINK PORT INTERRUPT SETUP TIME
LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION
RECEIVE
TRANSMIT
00667-025
Figure 16. Link Ports
相關(guān)PDF資料
PDF描述
AD1833AASTZ-REEL IC DAC AUDIO 24BIT 6CH 48LQFP
AD1835AASZ IC CODEC 2ADC/8DAC 24BIT 52-MQFP
AD1836ACSZ IC CODEC 4ADC/6DAC 24 BIT 52MQFP
AD1838AASZ IC CODEC 2ADC/6DAC 24 BIT 52MQFP
AD1851RZ-J IC DAC AUDIO FASTSET 16B 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD14160 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family
AD14160BB-4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD14160KB-4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD14160L 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family
AD14160LBB-4 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family