參數(shù)資料
型號： 73S1209F-EB
廠商： Maxim Integrated Products
文件頁數(shù)： 111/123頁
文件大?。?/td> 0K
描述： BOARD EVAL 73S1209F DOC/CD CABLE
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 1
主要目的： *
嵌入式： *
已用 IC / 零件： *
主要屬性： *
次要屬性： *
已供物品： 板，線纜，CD，電源
73S1209F Data Sheet
DS_1209F_004
Smart Card Control Register (SCCtl): 0xFE0A
0x21
This register is used to monitor reception of data from the smart card.
Table 83: The SCCtl Register
MSB
LSB
RSTCRD
–
IO
IOD
C8
C4
CLKLVL
CLKOFF
Bit
Symbol
Function
SCCtl.7
RSTCRD
1 = Asserts the RST (set RST = 0) to the smart card interface, 0 = De-assert
the RST (set RST = 1) to the smart card interface. Can be used to extend
RST to the smart card. Refer to the RLength register description. This bit is
operational in all modes and can be used to extend RST during activation or
perform a “Warm Reset” as required. In auto-sequence mode, this bit
should be set = 0 to allow the sequencer to de-assert RST per the RLength
parameters.
In sync mode (see the SPrtcol register) the sense of this bit is non-inverted,
if set =1 , RST = 1, if set = 0, RST = 0. Rlen has no effect on Reset in sync
mode.
SCCtl.6
–
SCCtl.5
IO
Smart Card I/O. Read is state of I/O signal (Caution, this signal is not
synchronized to the MPU clock). In Bypass mode, write value is state of
signal on I/O. In sync mode, this bit will contain the value of I/O pin on the
latest rising edge of CLK.
SCCtl.4
IOD
Smart Card I/O Direction control Bypass mode or sync mode. 1 = input
(default), 0 = output.
SCCtl.3
C8
Smart Card C8. When C8 is an output, the value written to this bit will
appear on the C8 line. The value read when C8 is an output is the value
stored in the register. When C8 is an input, the value read is the value on
the C8 pin (Caution, this signal is not synchronized to the MPU clock).
When C8 is an input, the value written will be stored in the register but not
presented to the C8 pin.
SCCtl.2
C4
Smart Card C4. When C4 is an output, the value written to this bit will
appear on the C4 line. The value read when C4 is an output is the value
stored in the register. When C4 is an input, the value read is the value on
the C4 pin (Caution, this signal is not synchronized to the MPU clock).
When C4 is an input, the value written will be stored in the register but not
presented to the C4 pin.
SCCtl.1
CLKLVL
1 = High, 0 = Low. If CLKOFF is set = 1, the CLK to smart card will be at the
logic level indicated by this bit. If in bypass mode, this bit directly controls
the state of CLK.
SCCtl.0
CLKOFF
0 = CLK is enabled. 1 = CLK is not enabled. When asserted, the CLK will
stop at the level selected by CLKLVL. This bit has no effect if in bypass
mode.
88
Rev. 1.2
相關PDF資料
PDF描述
EBC25DTAS CONN EDGECARD 50POS R/A .100 SLD
DS8005-KIT# EVALUATION KIT FOR DS8005
UVR1A153MHD CAP ALUM 15000UF 10V 20% RADIAL
NR3012T150M INDUCTOR 15UH 20% SMD
PLE0E102MDO1 CAP ALUM 1000UF 2.5V 20% RADIAL
相關代理商/技術(shù)參數(shù)
參數(shù)描述
73S1209F-IM44 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM44 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable
73S1209F-IM68 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM68 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Doc Cd Cable
73S1210F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Self-Contained Smart Card Reader with PINpad and Power Management
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*