參數(shù)資料
型號: XQ4005E
廠商: Xilinx, Inc.
英文描述: High-Reliability Field Programmable Gate Arrays(高可靠性現(xiàn)場可編程門陣列)
中文描述: 高可靠性的現(xiàn)場可編程門陣列(高可靠性現(xiàn)場可編程門陣列)
文件頁數(shù): 32/34頁
文件大?。?/td> 529K
代理商: XQ4005E
QPRO
TM
XQ4000E/EX QML High-Reliability Field Programmable Gate Arrays
32
May 19, 1998 (Version 2.1)
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
M18
M17
N18
P18
M16
N17
R18
T18
P17
N16
T17
R17
P16
U18
T16
R16
U17
R15
V18
T15
U16
-
T14
U15
V17
V16
T13
U14
V15
V14
T12
U13
V13
U12
V12
T11
U11
V11
V1
U10
T10
P82
P83
P84
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
P100
P101
P102
P103*
P104
P105
P106
P107
P108
P109
P110
P111
P112
P113
P114
P115
P116
P117
P118
P119
P120
P121
P122
325
328
331
334
-
337
340
343
349
349
352
355
358
361
364
-
-
-
-
367
370
-
376
376
379
382
385
388
391
394
-
397
400
403
406
409
412
415
418
421
424
SGCK3_(I/O)
GND
DONE
VCC
/PROG
I/O_(D7)
PGCK3_(I/O)
-
I/O
I/O
I/O_(D6)
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O_(D5)
I/O_(/CSO)
I/O
I/O
I/O
I/O
I/O_(D4)
I/O
Pin Description
PG191
CB196
Bound
Scan
* Indicates unconnected package pins.
** Contributes only one bit (.I) to the boundary scan regis-
ter.
Boundary Scan BIt 0 = TD0.T
Boundary Scan Bit 1 = TD0.0
Boundary Scan Bit 487 = BSCAN.UPD
VCC
GND
I/O_(D3)
I/O_(/RS)
I/O
I/O
I/O
I/O
I/O_(D2)
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O_(D1)
R10
R9
T9
U9
V9
V8
U8
T8
V7
U7
V6
U6
T7
V5
V4
U5
T6
V3
V2
U4
T5
U3
T4
V1
R4
U2
R3
T3
U1
-
P3
R2
T2
N3
P2
T1
R1
N2
M3
P1
N1
P123
P124
P125
P126
P127
P128
P129
P130
P131
P132
P133
P134
P135
P136
P137
P138
T139
P140
P141
P142
P143
P144
P145
P146
P147
P148
P149
P150
P151
P152*
P153
P154
P155
P156
P157
P158
P159
P160
P161
P162
P163
-
-
427
430
433
436
439
442
445
448
451
454
-
457
460
463
446
469
472
475
478
481
484
-
-
-
-
2
5
-
8
11
14
17
20
23
26
29
-
32
35
I/O_(RCLK-/BUSY/RDY)
I/O
I/O
I/O_(D0*_DIN)
SGCK4_(DOUT*_I/O)
CCLK
VCC
TDO
GND
I/O_(A0*_WS)
PGCK4_(I/O*_A1)
-
I/O
I/O
I/O_(CS1*_A2)
I/O_(A3)
I/O
I/O
I/O
I/O
GND
I/O
I/O
* Indicates unconnected package pins.
** Contributes only one bit (.I) to the boundary scan regis-
ter.
Boundary Scan BIt 0 = TD0.T
Boundary Scan Bit 1 = TD0.0
Boundary Scan Bit 487 = BSCAN.UPD
Pin Description
PG191
CB196
Bound
Scan
相關(guān)PDF資料
PDF描述
XQ4013XL-1CB240N QML High-Reliability FPGAs
XQ4000XL QML High-Reliability FPGAs
XQ4013XL-1BG228M QML High-Reliability FPGAs
XQ4013XL-1BG228N QML High-Reliability FPGAs
XQ4013XL-1BG240M QML High-Reliability FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XQ4005E-3BG191M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4005E-3BG191N 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4005E-3BG196M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4005E-3BG196N 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4005E-3CB191M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs